Performance Analysis of 3SSC and Multi VMC Based High Voltage Gain Dc-Dc Converter

B. Arun kumar¹, T. Sudar olivi²

PG scholar, Sri Venkateswaral College of Engineering, Tamilnadu, India¹
Assistant Professor, Dept. of EEE, Sri Venkateswaral College of Engineering, Tamilnadu, India²

Abstract-The step up high voltage gain dc–dc converter with three state switching cell and five voltage multiplier cells provides continuous input current with reduced ripples and high voltage. The voltage increases by cascading several voltage multiplier cells constituted by diodes and capacitors that operate on the resonance principle. The voltage stress across the elements is reduced due to clamping performed by the output capacitor. Interleaving allows the operation of the multiplier stages with reduction of the current stress through the devices and the size of an input inductors and capacitors is also drastically reduced. It is suitable in cases where dc voltage step-up is demanded, such as electrical fork-lift, audio amplifiers and many other applications.

Key Terms—Boost converters, dc–dc converters, high voltage gain, voltage multiplier cells (VMCs).

I. INTRODUCTION

A DC-to-DC converter is a device that accepts a DC input voltage and produces a DC output voltage. Typically the output produced is at a different voltage level than the input. In addition, DC-to-DC converters are used to provide noise isolation, power bus regulation, etc. Boost converter is used when a higher output voltage than input is required.

\[ V_{\text{in}} + (V_{\text{in}} - V_{\text{o}}) t_{\text{off}} = 0 \]  \hspace{1cm} (1)

this can be rearranged as

\[ V_{\text{o}} V_{\text{in}} T_{\text{off}} = T_{\text{on}} / (1-D) \]  \hspace{1cm} (2)

And for a lossless circuit the power balance ensures

\[ I_{\text{O}} / I_{\text{IN}} = (1-D) \]  \hspace{1cm} (3)

Since the duty ratio "D" is between 0 and 1 the output voltage must always be higher than the input voltage in magnitude. The negative sign indicates a reversal of sense of the output voltage.
II. DC-DC CONVERTER WITH VMC

The proposed dc-dc converter has 3ssc and 5 VMC cascaded to produce the high voltage gain. The topology used in the proposed method is that the two boost converters are coupled. So that the current is equally shared between two switches and the voltage doubler characteristics is also achieved. And also interleaving effectively reduces the input output current ripples. Hence the size of the energy storage inductor is reduced.

III. PROPOSED TOPOLOGIES

The main circuit diagram of proposed dc-dc converter with 3 state switching cells and five voltage multiplier cells is shown in fig.2.

In this circuit diagram the switches S1 and S2 are MOSFETs. These Metal oxide semiconductor field effect transistors with reduced on resistance can be used to minimize conduction loss. This proposed topology for voltage step-up applications based on the use of multiplier cells constituted by diodes and capacitors. The converter is able to operate in overlapping mode (when a duty cycle D is higher than 0.5) and non-overlapping mode (duty cycle is lower than 0.5).

OPERATING PRINCIPLE

Mode 1

Switches S1 and S2 are turned ON, while all Diodes are reverse biased. Energy is stored in Inductor L and there is no energy transfer to the load. The output capacitor provides energy to the load.

Mode 2

Switch S1 is turned OFF, while S2 is still turned ON and diodeD9 is forward biased. There is no energy transfer to the load as well. Inductor L stores energy,
capacitors C1, C3, C5 and C7 are discharged, and capacitors C2, C4, C6, C8 and C10 are charged.

Mode 3
Switch S1 is turned OFF, while S2 is still turned ON and diode D7 is forward biased, while all the remaining ones are reverse biased. Energy is transferred to the output stage through D12. Inductor L stores energy, capacitors C1 and C3 are discharged, and capacitors C2, C4, C6, C8 and C10 are charged.

Mode 4

Switch S1 is turned OFF, while S2 is still turned ON and diode D5 is forward biased, while all the remaining ones are reverse biased. Energy is transferred to the output stage through D12. Inductor L stores energy, capacitors C1, C3 and C5 are discharged, and capacitors C2, C4, C6, C8 and C10 are charged.

Mode 5
Switch S1 is turned OFF, while S2 is still turned ON and diode D3 is forward biased while all the remaining ones are reverse biased. Energy is transferred to the output stage through D12. Inductor L stores energy, capacitor C1 is discharged, and capacitors C2, C4, and C6, C8, C10 are charged.

Mode 6

Switch S2 remains turned ON, diode D3 is reverse biased, and diode D1 is forward biased while all the remaining ones are reverse biased. Energy is transferred to the load through D11. The inductor is discharged, and so are capacitors C1, C3, and C5.
, C7, C9 while C2 is charged.

Mode 7
Switch S2 is turned OFF and switch S1 is still turned ON. Diode D10 is forward biased while all the remaining ones are reverse biased. The inductor is charged by the input source, although capacitors C2, C4, C6, and C8 are discharged and the capacitors C1, C3, C5, C7, and C9 are charged.

Mode 9
Switches S1 turned ON, Diode D6 is forward biased, while all the remaining ones are reverse biased. Energy is transferred to the output stage through D12. The inductor stores energy and capacitors C1 and C3, C5, are charged. Capacitors C2 are discharged, and so are C4, C6, C8, and C10.

Mode 10
Switches S1 turned ON, Diode D4 is forward biased, while all the remaining ones are reverse biased.
The inductor stores energy and capacitors C1 and C3 are charged. Capacitor C2 is discharged, and so are C4 and C6, C8, C10.

Mode 1

Switches S1 turned ON, Diode D2 is forward biased, while all the remaining ones are reverse biased.

\[ C_1 = C_2 = 4. \]
\[ 4 \times 10^{-6} \text{F} \]
\[ C_3 = C_4 = 3. \]
\[ 2 \times 10^{-6} \text{F} \]
\[ C_5 = C_7 = 2. \]
\[ 2 \times 10^{-6} \text{F} \]
\[ C_6 = C_{10} = 4. \]
\[ 5 \times 10^{-6} \text{F} \]
\[ C_8 = 5 \times 10^{-6} \text{F} \]

The resistor value is calculated using the equation

\[ 2f_L = \frac{R}{2} \times 3.14 \times L \]
\[ R = 570 \text{ohms} \]

V. SIMULATION RESULTS

The voltage increases by cascading several voltage multiplier cells constituted by diodes and capacitors. The voltage stress across the elements is reduced due to clamping performed by the output capacitor. The topology used in this method is that the two boost converters are coupled so that the current is equally shared between the switches and the voltage doubler characteristics is also achieved. The proposed structure with five multiplier cells has been designed and implemented with MATLAB-SIMULINK software. The input voltage of 54V is given and output voltage of 540V is obtained which is approximately ten times the input voltage.
VI. CONCLUSION

This project has proposed non isolated high voltage gain DC-DC converters. A novel high step up boost converter with voltage multiplier cell is presented. The voltage multiplier cell allows voltage to step up ten times its input while maintaining a moderate duty ratio. It is also expected that converters based on the 3SSC and 5VMC may be competitive solutions for high current and high voltage step up applications. Furthermore, only part of the energy from the input source flows through the active switches, while the remaining part is directly transferred to the load without being processed by these switches, i.e., this energy is delivered to the load through passive components, such as the diodes and the transformer windings. The topology is adequate for several applications such as photovoltaic systems, fuel cell systems, UPS, and Renewable energy.

REFERENCES