A Novel SB-MOSFET with Record Switching Characteristic

Om Prakash Mahto1, S. Baishya2, Koushik Guha3, Ajay Parmar4

Department of Electronics and Communication, National Institute of Technology Silchar, Assam, India.

ABSTRACT—This paper presents a novel 65 nm n-channel SB-MOSFET (Schottky barrier MOSFET) based Tunnel Field Effect transistor using Non-Local Band-to-Band tunneling model that shows the good switching characteristic. Stacks of Erbium silicide and Cobalt silicide is used as source/drain because of low Schottky barrier height of Erbium silicide and high Schottky barrier height of Cobalt silicide. TCAD Simulation is made which shows the resultant high I_on/I_off ratio of 4.08×10^9 and the steepest point sub threshold swing of 77.12mV/decade.

KEYWORDS—SB-MOSFET; rare earth metals; silicide source/drain; High-K materials; Sub threshold Swing; Band-to-Band Tunneling Model.

I. INTRODUCTION

Recently MOSFET with Schottky source and drain has been considered an important candidate for VLSI because of its ultra-shallow junctions to minimize short-channel effects, low source and drain series resistances, simplified processes, and the elimination of minority carrier injection into the substrate[1]. Schottky Barrier MOSFETs (SB-MOSFETs) can be used as an alternative to conventional MOSFETs. SB-MOSFETs have their source/drain regions replaced with metal, typically silicides such as Titanium silicide, Nickel silicide, Platinum silicide, Erbium silicide etc. as opposed to highly doped silicon regions in conventional devices. The main advantage are low parasitic, superior scaling properties ease of fabrication and low thermal budget. SB-MOSFETs have also been shown to offer immunity to latch-up by essentially eliminating parasitic bipolar actions. An excellent scalability of SB-MOSFETs to sub-10nm gate lengths is feasible due to the low resistance of the silicide regions and atomically abrupt silicide/silicon junctions. Silicides are typically at temperature below 973.15 Kelvin which makes them compatible for integration with high-K dielectrics and metal gate stacks used in a conventionally sub-65nm CMOS process flow [1]-[5].

II. STRUCTURE & PHYSICS OF THE DEVICE

Fig.1 shows SB-MOSFET with gate length of 65 nm with supply voltage of 0.5 V and metal as gate material. The source & channel regions are of p-type and drain and gate regions are of n-type material. In all the simulations, contact source doped with a concentration of 1×10^21 (n type atoms/cm^3), channel is doped with concentration of 1×10^20 (p type atoms/cm^3) and pocket doped with a concentration of 1×10^21 (n type atoms/cm^3). A high-k material HfO_2 which is used as the dielectric and Aluminum gate are placed over the channel with work function of 4.03 eV. Leakage current through the gate oxide should be minimum for the desired reliability and this will achieve when the gate oxide resist with the high electric field. Here, stacks of silicides is used as source/drain in which top material (i.e, Erbium silicide) possess low barrier height (0.28eV) is to provide high on-state current and bottom material (i.e, Cobalt silicide) possess high barrier height is to provide low off-state current [5]. Non-local Band-to-Band Tunneling model is used which presents the non-local generation rate of electrons and holes caused by phonon-assisted Band-to-Band Tunneling as available in TCAD Synopsys[9],[13].

Let’s start the mechanism of SB-MOSFETs fromSchottky contacts, as we know that for n-type semiconductor with Φ_m>Φ_n,its equation of current (thermionic emission current, J) in which electron is flowing from metal to semiconductor is

\[ J = A \exp \left( -\frac{q\Phi}{kT} \right) \]

where A is the effective Richardson’s constant is the temperature, k is the Boltzmann constant, q is the charge and Φ is the Schottky barrier height. But the total current density across a Schottky barrier consists not only of the thermionic emission component but also of a field assisted (thermionic) tunneling component [3].
Higher barrier height reduces thermionic emission and electron tunneling. Firstly thermionic emission takes place as temperature is decreasing tunneling current start to take place [13], [12].

**TABLE 1**

Description about 65nm gate length SB-MOSFET

<table>
<thead>
<tr>
<th>Item</th>
<th>Thickness (nm)</th>
<th>Length (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel</td>
<td>30</td>
<td>50</td>
</tr>
<tr>
<td>Pocket Source</td>
<td>30</td>
<td>10</td>
</tr>
<tr>
<td>Pocket Drain</td>
<td>30</td>
<td>5</td>
</tr>
<tr>
<td>Erbiumsilicide</td>
<td>5</td>
<td>30</td>
</tr>
<tr>
<td>Cobalt silicide</td>
<td>25</td>
<td>30</td>
</tr>
<tr>
<td>Aluminium</td>
<td>20</td>
<td>75</td>
</tr>
<tr>
<td>HfO₂</td>
<td>0.02</td>
<td>75</td>
</tr>
</tbody>
</table>

### A. TUNNELING MECHANISM

TFET is a semiconductor device in which the gate controls the source-drain current through the modulation of Band-to-Band tunneling. BTBT is the quantum mechanical phenomenon in which electrons tunnel from the valance band to condition band (or vice-versa) through the forbidden energy band gap. The important factors of BTBT models are:

- a) Band structure
- b) Dimensionality of the device
- c) Local vs. Non-local.

Two different processes for BTBT are direct and phonon assisted BTBT. There are two direct tunneling models are local and non-local model. In local model, electron and holes generation profiles are the same whereas in non-local model holes are generated at the beginning and the electrons at the end of the tunneling path. To understand the nature of the BTBT it is important to understand the approximation made in various simulation models which is also useful for optimizing the design parameter of TFET. To find the optimal solution for improving the tunnel devices TCAD simulation can be an additional gadget [6, 7].

There are different models which are accepted by the device society to simulate the BTBT such as Non-local BTBT model [8, 9], Schenk BTBT model [11], Hurkx BTBT model [12], Simple (E1) BTBT model [9] etc. Schenk and Hurkx are the local models and as the name says non-local BTBT is non-local model.

Local models means the maximum or average electric field is constant throughout the tunneling. In non-local models the electric field at each point in the tunneling path is dynamically changing that means the tunneling current depends on the band edge profile along the entire path between the points connected by tunneling.

Fig.2 shows the 1-D view of BTBT for local and non-local tunneling model. In local model, valance electrons tunnel from position M to N, and the tunnel distance can be obtained by electric field. But in the case of non-local, valance electrons tunnel from position M to N’ and the electric field is changing continuously so the tunnel distance is not found.

A non-local BTBT is model in which the conduction and valance band are multi-dimensionally traced to get tunnel paths. The nonlocal electric field is used in famous Kane and Keldysh’s formula of BTBT generation rates. The non-local electric field E\text{nonl} is defined as the average electric field along the traced tunnel path. Fig.3 shows the non-local electric field using band diagram. Here, L is the tunnel length which is obtained by tracing the conduction and valance band to find the same energy level and E\text{G} is the energy band gap [13].

In TFETs, at the source gate overlap region band to band tunneling occurs where the electric field is strongly bended by gate, source and drain voltages. In our device,
this reason is sufficient to use the non-local band to band tunneling model.
A non-local model is the non-local generation of electron and holes caused by direct or phonon assisted band-to-band tunneling process. Phonon assisted band-to-band tunneling process is dominant in indirect semiconductors such as Si and Ge. The BTBT expression is given by[9]

$$R_{\text{net}}^p = |V_{Fy}(0)|C_p \exp \left( -2 \int_0^{\chi_0} \kappa_y dx \right)$$

$$- 2 \int_0^{\chi_0} \kappa_c dx \left[ \left( \exp \left( \frac{\varepsilon - E_{Fp}(l)}{kT(l)} \right) \right) + 1 \right]^{-1}$$

With

$$C_p = \int_0^1 g(1 + 2N_0) \frac{D_{op}^2}{2n^2 \rho \epsilon_{\text{ox}} E_{\text{ox}}} dx \left( \int_0^{\chi_0} \frac{dx}{\kappa_y} \right) \left( \int_0^{\chi_0} \frac{dx}{\kappa_c} \right)$$

$$D_{op} \cdot \epsilon_{\text{ox}} \text{ and } N_0 = \left[ \exp \left( \frac{\epsilon_{op}}{kT} \right) - 1 \right]^{-1}$$

are deformation potential, energy and number of optical phonons respectively, $\rho$ is the mass density and $\kappa_y & \kappa_c$ are the magnitudes of the imaginary wave vectors from the Keldysh dispersion relation:

$$\kappa_y = \frac{1}{R} \left[ \frac{2m_y}{\epsilon - E_y} \right]$$

$$\kappa_c = \frac{1}{R} \left[ \frac{2m_c}{E_c + \Delta_c - \epsilon} \right]$$

and $\chi_0$ is the location where $\kappa_y = \kappa_c$. $R_{\text{net}}^p$ is the net hole recombination rate due to the phonon-assisted band-to-band tunneling process.

III. Result & Discussions

We have calculated drain current Vs gate voltage, Ion/Off ratio and sub threshold swing at different gate lengths and gate lengths Vs threshold voltage on Synopsys TCAD [10]. All results are based on simulation. Fig.4 shows the drain current versus gate voltage for three different gate lengths.

![Image](Fig.4.LvsvsG.png)

Fig. 4. $I_d$ vs $V_g$ curve for different gate lengths.

Here, we can see that the gate length of 65nm shows the highest Ion/Ioff ratio in comparison to other gate lengths.

<table>
<thead>
<tr>
<th>Gate Length</th>
<th>Ion/Ioff</th>
<th>Subthreshold Swing (mV/decade)</th>
</tr>
</thead>
<tbody>
<tr>
<td>30nm</td>
<td>7.91×10^4</td>
<td>82.141</td>
</tr>
<tr>
<td>50nm</td>
<td>3.23×10^4</td>
<td>79.624</td>
</tr>
<tr>
<td>65nm</td>
<td>4.08×10^4</td>
<td>77.129</td>
</tr>
</tbody>
</table>

With increase in gate length, threshold voltage also increase because of DIBL (Drain induced barrier lowering) as shown in Fig.5. One of the important requirements regarding switching characteristic of the Tunnel FET is the subthreshold swing. Fig.6 shows the pointsub threshold swing (SS) decreases with increase in gate length and it show good result at 65nm gate length.

![Image](Fig.5.Gate Length Vs Threshold voltage.png)

Fig. 5. Gate Length Vs Threshold voltage.

![Image](Fig.6.Subthreshold Swing Vs Gate Length.png)

Fig. 6. Subthreshold Swing Vs Gate Length.

IV. Conclusion

This work presents a novel 65 nm n-channel SB-MOSFET with stack of Erbiumsilicide and Cobaltsilicide as the source/drain, Aluminium as the gate, p-type material as the substrate and HfO2 dielectric constant as oxide. TCAD Simulation is made which shows the result with the record high Ion/Ioff ratio of 4.08×10^4 and the sub threshold swing of 77.12 mV/decade. This is the highest Ion/Ioff ratio recorded for the SB-MOSFET.
ACKNOWLEDGMENT

The authors acknowledge that the work was supported by the All India Council for Technical Education (AICTE), under Grant 8023/BOR/RID/RPS-253/2008-09.

REFERENCES