

Design and Implementation of New Resonant Step Down/Up Converters

S.Rathnaprabha^{#1}, K.R.Vairamani^{*2}

^{#1}Department of Instrumentation & Control Engineering, Saranathan college of engineering, Tiruchirapalli, India

^{*2}Department of Electrical & Electronics Engineering, Saranathan college of engineering, Tiruchirapalli, India

ABSTRACT— There are two proposed converters in this paper, one of which is inverting while the other is non-inverting. Both converters work on the principle of resonance and the active elements operate under soft-switching conditions. The topology is similar to that of SEPIC converter, but the operation is different. In fact, inductors and Capacitor create coupling networks. The circuit has been simulated using MATLAB Simu-link. Simulation results are verified.

KEYWORDS— Resonant converter, soft-switching, step-down/upconverter, zero current switching (ZCS)

I. INTRODUCTION

Soft-switching techniques are developed to reduce switching losses and electromagnetic interference (EMI). At soft-switching condition, switching frequency can be increased to enhance the converter power density. This condition is commonly attained by zero voltage switching (ZVS) and zero current switching (ZCS)[1]. An insulated gate bipolar transistor (IGBT) is a proper switch for power applications. ZCS technique is compatible with the buck-boost type converters include the basic pulse width modulation (PWM) buck-boost and Cuk converters, which provide negative voltage gain, and, single ended primary inductor converter (SEPIC) and Zeta converters which provide positive voltage gain. These converters are widely employed as power supplies and PFC regulators. In Cuk, SEPIC, and Zeta converters, the coupling capacitor is the main energy storage element and thus its voltage should be almost constant. A significant disadvantage is the requirement of a large capacitor with a high ripple-current carrying capability[1]. Various methods have been presented in the literature to provide soft-switching condition for the SEPIC converter[2][3]. Almost all of these methods preserve the overall operation of the SEPIC converter while attempting to achieve soft-

switching condition by adding auxiliary elements. The number of added elements is between 2 for quasi-resonant type in complex cells[4][5]. However, the number of elements of a converter is one of the most important considerations, since it greatly affects on the converter cost and volume[6].




Fig. 1. Step up and Step down Converter

In this paper, two new resonant step-down/up dc-dc converters are presented where both have exactly the same operation except the sign of voltage gain Fig. 1(a) and (b). All switches are turned on and off at ZCS and the diode operates at ZCS or ZVS. In view of step down/up voltage gain with positive output voltage polarity and the general topology of the proposed circuit as shown in Fig. 1(a), it is very similar to the SEPIC converter with only one extra switch at input. The coupling capacitor C_r which still provides magnetic isolation, is now a resonant capacitor and hence its capacity becomes much less than that of the conventional

SEPIC converter. Consequently, the operation of the proposed converters is completely different than the conventional SEPIC converter. In other words, in the proposed converters, C_r and inductors constitute resonance networks. The transistors Q_1 and Q_2 , which in fact construct a half-bridge structure, are unidirectional switches and thus energy does not return to source. Moreover, the inductor L_1 eliminates the spiky current flowing through the on switch and the output capacitance of the off switch. The converters can operate at DCM and CCM where soft-switching condition is always attained independent of load and operating voltages. In the proposed topologies, soft-switching condition is provided by adding only one extra element, and current stresses and size of the passive components are considerably reduced. All these merits are obtained only at the cost of relatively higher voltage stress of one of the switches. However, in comparison to current stress and energy circulation, voltage stress does not produce extra conduction losses. Thus, the proposed converters are suitable for high current applications but not suitable for high voltage purposes. In comparison with the conventional SEPIC converter, the input current is discontinuous. Considering the major advantages created by this topology, an LC filter can be added at the input to make the source current continuous if deemed necessary.

II. ANALYSIS OF CONVERTER

Both proposed converters have four operating conditions; two states at discontinuous conduction mode (DCM) and two states at continuous conduction mode (CCM). These conditions are viewed for the current of L_2 which is defined as resonance current, i_r . In the following discussions, the converter of Fig. 1(a) is considered. To simplify the analysis, it is assumed that the converter is in steady state, all elements are ideal, and output capacitor C is large enough such that the output voltage is constant during one switching cycle. Following definitions are made:

$$L = L_1 + L_2 \tag{1}$$

$$\alpha = L_2/L_p, \quad \alpha \leq 1 \tag{2}$$

$$\omega_r = 1/\sqrt{L_r C_r} \tag{3}$$

$$f_r = 1/T_r = \omega_r/2\pi \tag{4}$$

$$Z_r = \sqrt{L_r/C_r} \tag{5}$$

$$r = R/Z_r \tag{5}$$

$$A = V_o/V_s \tag{6}$$

In the converter of Fig. 1(a), assume that the resonance voltage is $V_r = V_o$, and all semiconductor devices are off. By turning Q_1 on at $t = t_1$, the voltage across L_2 is as (7). Thus D does not turn on if $V_{L_2}(t+1) < V_o$, or $\alpha < A/(1+A)$

$$V_{L_2}(t_1^+) = (L_2/L_1 + L_2) \times (V_s + V_o) \tag{7}$$

For the DCM Operation with $\alpha < A/(1+A)$ the corresponding modal analysis is as follows.

A. Mode I ($t_1 - t_2$):

At t_1 , Q_1 is turned on at ZCS and C_r is charged through a resonance with L_1 and L_2 . At t_2 , i_r reaches zero and Q_1 is turned off at ZCS. At this time V_r has reached $2V_s + V_o$




Fig. 2. Mode I (t_1-t_2)

$$V_r(t)/V_s = 1 - (1+A) \cos(\omega_r(t-t_1)) \tag{8}$$

$$i_r(t) = (V_s + V_o/Z_r) \sin(\omega_r(t-t_1)) \tag{9}$$

$$t_2 - t_1 = Tr/2 \tag{10}$$

B. Mode II ($t_2 - t_3$):

At t_2 , Q_2 is turned on at ZCS and the polarity of V_r starts reversing until it reaches $-V_o$ at t_3

$$V_r(t)/V_s = (2+A) \cos((\omega_r/\alpha)(t-t_2)) \tag{11}$$

$$i_r(t) = (-2V_s + V_o/\alpha Z_r) \sin((\omega_r/\alpha)(t-t_2)) \tag{12}$$

$$t_3 - t_2 = \alpha/\omega_r [\pi - \cos^{-1}(A/2+A)] \tag{13}$$

$$i_r(t_3) = -\sqrt{2} V_s/\alpha Z_r \sqrt{1+A} \tag{14}$$




Fig 3. Mode II (t_2-t_3)

C. Mode III ($t_3 - t_4$):

At t_3 , the diode D becomes forward biased at ZVS, hence V_r stays constant at $-V_o$ and i_r is diverted to the diode since C is much larger than C_r . The magnitude of i_r decreases linearly until at t_4 it reaches zero. At this time D is turned off at ZCS. Any time during this mode Q_2 can be turned off at ZVZCS. The entire energy absorbed by C_r in Mode I is now pumped to the output

$$i_r(t) = i_r(t_3) + V_o/L_2 \times (t-t_3) \tag{15}$$

$$t_4 - t_3 = (2\alpha/\omega_r) (\sqrt{1+A}/A) \tag{16}$$

D. Mode IV ($t_4 - t_5$):

In this mode, all switches are off and the load is supplied by the output capacitor. Duration of this interval is determined by the controller, so that proper voltage regulation is attained (dead time control). According to the equivalent circuits of each operating mode, all stray inductors and the switches parasitic inductances are absorbed by L_1 and L_2 . Since the diode is turned on at ZVS, its parasitic capacitor has been absorbed by C_r . In

other words, when Q₂ is turned on, C and C_r are set in parallel with D.




Fig 4. Mode IV (t4-t5)

These features are common characteristics in the all-remaining states as discussed in the following paragraphs. At steady state, the converter voltage gain A can be calculated by satisfying energy conservation principle in one switching cycle as (17) where $f_s = T_s^{-1}$ is

$$\int_{T_s} V_{S1} i_1 dt = \int_{T_s} v_o^2 / R dt \quad (17)$$

$$S = 2RC f_s = (r/\pi)(f_s/f_r) \quad (18)$$

$$S = (A^2/1 + A)$$

$$A = (S + \sqrt{S^2 + 4S})/2 \quad (19)$$

In the absence of dead time (Mode IV), the converter operates at its maximum power handling capability where the switching frequency is also at maximum. By substituting $T_s = t_4 - t_1$ in (18) and applying (10), (13), and (16), maximum attainable voltage gain A_m is obtained. This equation is required for the converter design

III.SIMULATION

A. Buck Mode Converter:

The Simulation circuit for buck mode converter is shown in Fig 5. The input DC waveform is given as 15V which is shown in the Fig 6.




Fig. 5. Simulation circuit for Buck Mode Converter

The Gate Source voltage and Drain source voltage across switch 1 of the Buck mode converter is shown in Fig 7 and Fig 8 respectively.





Fig.7.Gate Voltage across Switch 1




Fig.8.Drain Source Voltage across switch1

Similarly, the Gate voltage and Drain Source voltage of Buck mode converter across switch 2 is shown in Fig.9 and Fig.10 respectively.




Fig.9Gate Voltage across switch 2




Fig 10.Drain Source Voltage across Switch 2

The voltage and Current flowing through the Capacitor C_r , are shown in Fig 11 and Fig.12 respectively.




Fig 11.Voltage across Capacitor Cr




Fig 12.Current acrossCapacitor Cr

The current flowing through the Diode in series with resonant capacitor C_r is shown in Fig.13




Fig 13.Current across diode

The output voltage of the Buck mode converter is shown in the Fig.14.The output voltage is usually obtained in the range of 5V-6V for the given input voltage 15V. Thus the input output relation is nearly $V_o = 3V_s$




Fig.14. DC output Voltage

B.Boost mode converter:

The Simulation circuit for buck mode converter is shown in Fig 15.The input DC waveform is given as 30V which is shown in the Fig 16.




Fig 15. Simulation Circuit for Boost mode converter




Fig 16. DC input Voltage

The Gate Source voltage and Drain source voltage across switch 2 of the Buck mode converter is shown in Fig 17 and Fig 18 respectively.




Fig.17. Gate Voltage across Switch 2




Fig.18. Drain Source Voltage across Switch 2

The voltage and Current flowing through the Capacitor C_r , are shown in Fig 19 and Fig.20 respectively.




Fig.19. Voltage across Capacitor C_r




Fig.20. Current across Capacitor C_r

The current flowing through the Diode which is connected in series with the resonant capacitor C_r is shown in Fig.21




Fig.21. Current across Diode

The output voltage of the Buck mode converter is shown in the Fig.14. The output voltage is usually obtained in the range of 29V-30V for the given input voltage 15V. Thus the input output relation is nearly $V_s = 2V_o$




Fig.22. DC output Voltage

IV.DESIGN VALUES:

These values are calculated based on the formulae mention above for both stepup/stepdown conduction:

1. $V_o=6v, v_{in}=15, \alpha_{min}=0.30$
2. $r=0.68, R=75$
3. $Z_r=119 \text{ ohm}$
4. $\omega_r= 78\text{kHz}$

5. $L_2=350\mu\text{H}, L_1=42\mu\text{H}, L=392\mu\text{H}$

6. $C_1=49.5\text{nF}, C_2=500\mu\text{H}$

V.CONCLUSION

Two new resonant step-down/up converters were presented where all active elements operate under soft-switching condition independent of load and operating voltages. In the proposed converters, inductors and coupling capacitor create resonant networks. Thereby, not only soft-switching condition is achieved, but also the passive components size is small. The converters can operate in DCM and CCM.

REFERENCES

- [1] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics: Converters, Applications, and Design*, 3rd ed. New York: Wiley, 2002.
- [2] C.-L. Shen, Y.-E. Wu, and M.-H. Chen, "A modified SEPIC converter with soft-switching feature for power factor correction," in *Proc. IEEE Int. Conf. Ind. Technol., 2008. ICIT 2008*, Apr., pp. 1-8.
- [3] E. Adib and H. Farzanehfard, "Family of soft-switching PWM converters with current sharing in switches," *IEEE Trans. Power. Electron.*, vol. 24, no. 4, pp. 979-985, Apr. 2009.
- [4] C.-M. Wang, "A new family of zero-current-switching (ZCS) PWM converters," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1117-1125, Aug. 2005.
- [5] H.-S. Choi and B. H. Cho, "Novel zero-current-switching (ZCS) PWM switch cell minimizing additional conduction loss," *IEEE Trans. Ind. Electron.*, vol. 49, no. 1, pp. 165-172, Feb. 2002.
- [6] Masoud Jabbari and Hosein Farzanehfard, "New Resonant Step down/Up converters," *IEEE Trans Power Electronics*, vol. 25, no. 1, Jan 2010