Design of FFT Processor Using Modified Modulo $2^n+1$ Adder

Fathima Nishah P1, Ruksana Maiteen2
Asst.Professor, ILAHIA college of Engineering and Technology, Muvattupuzha, Ernakulam, Kerala, India1
Asst.Professor, ILAHIA college of Engineering and Technology, Muvattupuzha, Ernakulam, Kerala, India2

ABSTRACT: In this paper we present two different architectures for modulo $2n+1$ adders and by using this an efficient FFT computation is performed. One of the architecture is based on a sparse carry computation unit in which only some of the carries are computed. In this an inverted circular idempotency property of the parallel prefix carry operator is used and its efficiency is increased by a new prefix operator. The resulting adders will be having less area and power. The second architecture is derived by modifying modulo $2n-1$ adders with minor hardware overhead. By using this adders we can implement FFT processor with improved performance.

KEYWORDS: Modulo addition, parallel prefix carry computation.

I. INTRODUCTION

Very Large Scale Integration (VLSI) has made a dramatic impact on the growth of integrated circuit technology. The positive improvements have resulted in significant performance/cost advantages in VLSI systems. As we know, to human decimal numbers are easy to comprehend and implement for performing arithmetic. Binary adders are one of the most essential logic elements within a digital system. Therefore, binary addition is essential that any improvement in binary addition can result in a performance boost for any computing system and, help improve the performance of the system. The major problem for binary addition is the carry chain. As the width of the input operand increases, the length of the carry chain increases. In this paper two architectures for modulo addition is designed and is verified using Xilinx. The main goal is to improve the performance of the system in terms of area, speed, power etc. So that a modified FFT processor can also be designed using the above modified modulo adders.

The concept of the modulo $2n+ 1$ adder is based on an inverted end around carry (IEAC) n-bit adder which is an adder that accepts two n-bit operands and provides a sum increased by one compared to their integer sum if their integer addition does not result in a carry output. Since the carry output depends on the carry input, a direct connection between them forms a combinational loop that may lead to an unwanted race condition . To avoid this Zimmermann [2],[3] proposed IEAC adders that make use of a parallel-prefix carry computation unit along with an extra prefix level that handles the inverted end-around carry.

In [4] it is explained that the recirculation of the inverted end around carry can be performed within the existing prefix levels, that is, in parallel with the carries’ computation. In this way, the need of the extra prefix level is canceled and parallel-prefix IEAC adders are derived that can operate fast with a logic depth of log 2 N prefix levels. Since this requires more area than [2],[3] a double parallel-prefix computation tree is required in several levels of the carry computation unit. Select-prefix and circular carry select IEAC adders proposed in [5],[6] has less area but only less operating speed.

A fast Fourier transform (FFT) is an algorithm to compute the discrete Fourier transform (DFT) and its inverse. Fourier analysis converts time (or space) to frequency and vice versa; an FFT rapidly computes such transformations by factorizing the DFT matrix . As a result, fast Fourier transforms are widely used for many applications in engineering, science, and mathematics. Here an efficient FFT algorithm is also implemented.
II. PARALLEL-PREFIX ADDERS

Generally parallel-prefix n-bit adder considered as a three stage circuit. They are pre-processing-stage, carry-computation-unit and post-processing-stage. Suppose that \( A = A_{n-1} \cdot A_{n-2} \cdot ... A_0 \) and \( B = B_{n-1} \cdot B_{n-2} \cdot ... B_0 \) represent the two numbers to be added and \( S = S_{n-1} S_{n-2} \cdot ... S_0 \) denotes their sum. The preprocessing stage computes the carry-generate bits \( G_i \), the carry-propagate bits \( P_i \), and the half-sum bits \( H_i \), for every \( i; 0 \leq i \leq n-1 \), according to

\[
G_i = A_i \cdot B_i \quad P_i = A_i + B_i \quad H_i = A_i \text{xor} B_i
\]

Where \( ., +, \text{ and xor } \) denote logical AND, OR, and exclusive OR, respectively. The second stage of the adder called the carry computation unit, computes the carry signals \( C_i \), for \( 0 \leq i \leq n -1 \) using the carry generate and carry propagate bits \( G_i \) and \( P_i \). The third stage computes the sum bits according to

\[
S_i = H_i \text{xor} C_{i+1}
\]

**A. PRE PROCESSING STAGE**

The preprocessing stage computes the carry-generate bits \( G_i \), the carry-propagate bits \( P_i \), and the half-sum bits \( H_i \), for every \( i; 0 \leq i \leq n-1 \), according to

\[
G_i = A_i \cdot B_i \quad P_i = A_i + B_i \quad H_i = A_i \text{xor} B_i
\]

**B. CARRY COMPUTATION UNIT**

The second stage of the adder, hereafter called the carry computation unit, computes the carry signals \( C_i \), for \( 0 \leq i \leq n -1 \) using the carry generate and carry propagate bits \( G_i \) and \( P_i \). The third stage computes the sum bits according to

\[
S_i = H_i \text{xor} C_{i+1}
\]
Carry computation is done by using an operator called parallel prefix operator i.e., ‘dot’ operator, which associates pairs of generate and propagate signals and was defined as

\[(G,P)\odot(G',P')=(G+P,G',P')\]

In a series of associations of consecutive generate/propagate pairs \((G, P)\), the notation \((G_k: P_k; G: P)\), with \(k > J\), is used to denote the group generate/propagate term produced out of bits \(k; k-1; \ldots; J\).

**C. POST PROCESSING STAGE**

The third stage computes the sum bits according to

\[S_i = H_i \text{xor} C_{i-1}\]

Based on these concepts three types of parallel prefix adders are designed.

**Fig.5 Examples of 8-bit parallel-prefix adders.** (a) Kogge-Stone [7], (b) Ladner-Fischer [8] and (c) Knowles [9] family of adders.
III. MODULO $2^n\pm1$ ADDERS

A. Modulo $2^n-1$ adders

The computation of modulo $2^n-1$ addition is a conditional operation defined as

$$\frac{(A+B) \mod (2^n-1)}{(A+B+1) \mod (2^n)} = \begin{cases} (A+B), & (A+B) < 2^n \\ (A+B+1) \mod (2^n), & (A+B) \geq 2^n \end{cases} \quad \text{(1)}$$

A modulo $2^n-1$ adder can be implemented using an integer adder that increments also its sum when the carry output is one, that is, when $A + B \geq 2^n$. The conditional increment can be implemented by an additional carry incremental stage as shown in figure 6. In this case, one extra level of '•' cells driven by the carry output of the adder, is required.

When $A + B = 2^n + 1$, the adder may produce an all 1s output vector, in place of the expected result which is equal to zero. In most applications, this is acceptable as a second representation for zero.

The implementation of a modulo $2^n - 1$ adder requires the connection of the carry output $C_{n-1} = G_{n-1:0}$ of an integer adder to its carry-input port. The carries of the modulo $2^n - 1$ adder $C_i^- = G_{i:0} + P_{i:0} . C_{i-1}^-$. Therefore, connecting the carry output to the carry input leads to $C_i^- = G_{i:0} + P_{i:0} . G_{n-1:i+1}$.

The simpler equation can be equivalently expressed using the ◦ operator as follows

$$C_i^- = (G_i, P_i) \circ \ldots \circ (G_0, P_0) \circ (G_{n-1}, P_{n-1}) \circ \ldots \circ (G_{i+1}, P_{i+1}) \quad \text{(2)}$$

The above equation (3) that computes the modulo $2^n - 1$ carries has a cyclic form and, in contrast to integer addition, the number of generate and propagate pairs $(G_i, P_i)$ that need to be associated for each carry is equal to $n$. This means that the parallel-prefix carry computation unit of a modulo $2^n - 1$ adder has significantly increased area complexity than that of a corresponding integer adder. In terms of delay, the carries $C_i$ can be computed in $\log_2 n$ levels using regular parallel-prefix structures using end around technique. At each level of the parallel-prefix structure, larger groups of $(G_i, P_i)$ are progressively associated and the carries $C_i$ are computed at the last level. The final sum bits $S_i$ are equal to $H_i \oplus C_{i-1}^-$. 

Fig .6. Parallel prefix modulo $2^n - 1$ adder
B. **Modulo 2\(^n\)+1 adders**

There are two methods for finding modulo 2\(^n\)+1 sum. First one is from simple modifications of the modulo 2\(^n\)-1 adders. The second one is by the sparse approach and the introduction of a new prefix operator.

### FIRST METHOD

![Fig. 7. Parallel prefix modulo 2\(^n\)+1 adders](image)

Similar to modulo 2\(^n\)-1 case, the carry \(C_i^+\) at the \(i\)th bit position of an IEAC adder, when feeding the carry input \(C_{in}=C_i^+\) with the inverted carry out \(C_{in-1}=\overline{C_{in-1}}:0\) can be computed more simply by

\[
C_i^+ = G_{i,0} + P_{i,0} \cdot C_{in-1}:1 + 1
\]

Which can be expressed as

\[
C_i^+ = (G_{i,0}, P_{i,0}) \cdot (G_{i-1,0}, P_{i-1,0}) \cdot \ldots \cdot (G_0, P_0)
\]

where \((g,p)\) is equal to \((\overline{g},p)\), and the final sum bits are equal to \(H_i\) xor \(C_{i,1}^+\).

### SECOND METHOD

In this section, we focus on the design of diminished-1 modulo adders with a sparse parallel-prefix carry computation stage [1] that can use the same carry-select blocks as the sparse integer adders. Diminished-1 modulo 2\(^n\)+1 addition is more complex since special care is required when at least one of the input operands is zero. The sum of a diminished-1 modulo adder is derived according to the following cases:

1. When none of the input operands is zero their number parts \(A^*\) and \(B^*\) are added modulo 2\(^n\)+1. This operation can be handled by an IEAC adder.
2. When one of the two inputs is zero the result is equal to the nonzero operand.
3. When both operands are zero, the result is zero.

According to the above, a true modulo addition in a diminished-1 adder is needed only in case 1, while in the other cases the sum is known in advance. When none of the input operands is zero number part of the diminished-1 sum is derived by the number parts \(A^*\) and \(B^*\) of the input operands as follows:

\[
S^* = (A^*+B^*) \text{ mod } (2^n+1) = \begin{cases} \text{mod } 2^n & A^*+B^* < 2^n \\ \text{mod } 2^n & A^*+B^* \geq 2^n \end{cases}
\]
Based on [1] different architectures for modulo $2^{16}+1$ adders are designed. According to the inverted circular idempotency property

\[(G_{i,0}, P_{i,0}) \circ (G_{n-1,0} + 1, P_{n-1,0} + 1) = (G_{i,0}, P_{i,0}) \circ (G_{n-1,0} + 1, P_{n-1,0} + 1) \quad \ldots \ldots (4)\]

With \((G, P) = (G, P)\).

Figure (8) shows sparse-4 modulo $2^{16}+1$ adders (a) using doubled up operators and (b) using the sparse approach which is enabled by the inverted circular idempotency property. In first case the computation can be performed within \(\log_2 N\) logic levels. Here some prefix operators are doubled up, since two carry computations need to be performed in parallel: one on normal propagate and generate signals, while the other on their complements. The problem gets worse when the input operand’s width is not a power of two. Although the sparse version of the parallel-prefix adders has a lot of regularity and the area-overhead problem, as it can be verified, there is still a lot of space for improvement.

![Fig.8. Modulo 2^16 + 1 diminished-1 adders(a) existing and (b) using a sparse carry computation unit](https://example.com/fig8.png)

To avoid this problem a new prefix operator called gray operator is introduced. The gray operator accepts five inputs and produces four outputs. Three of the inputs of a gray operator residing at prefix level \(j-1\), namely, \(G^{j-1}_{v}, P^{j-1}_{v}\) and \(T^{j-1}_{v}\), form the operator’s vertical input bus, while the rest two \(G^{j-1}_{L}\) and \(P^{j-1}_{L}\) form its lateral input bus. The lateral bus signals are driven inverted to the operator. The gray operator produces three signals for its vertical successor of prefix level \(j\) \((G^{j}_{v}; P^{j}_{v} \text{ and } T^{j}_{v})\) and one \(c^{j}_{i}\) for its lateral successor.

Based on [1], it is clear that starting from a sparse architecture with doubled up operators, it suffices to

1. remove the doubled up operators that associate inverted signals,
2. replace the top operator of every column excluding the leftmost that accepts a feedback signal with a gray one,
3. replace every vertical successor of a gray operator introduced by the previous step with a gray one.
Fig. 9. Proposed [1] sparse-4 modulo 2^n +1 diminished-1 adder

Fig. 10. Design of a 4-bit Carry Select Block

Fig. 11. Design of a gray operator
By using this proposed sparse-4 modulo Diminished-1 adder an efficient FFT algorithm is also implemented. A fast Fourier transform (FFT) is an algorithm to compute the discrete Fourier transform (DFT) and its inverse. Fourier analysis converts time (or space) to frequency and vice versa; an FFT rapidly computes such transformations by factorizing the DFT matrix into a product of sparse (mostly zero) factors.

Let us consider the computation of the $N = 2^v$ point DFT. We split the $N$-point data sequence into two $N/2$-point data sequences $f_1(n)$ and $f_2(n)$, corresponding to the even-numbered and odd-numbered samples of $x(n)$, that is,

$F_1(n) = x(2n)$

$F_2(n) = x(2n+1)$, $n=0,1,\ldots,N/2-1$

Now the $N$-point DFT can be expressed in terms of the DFT’s of the decimated sequences as follows

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{kn}, \quad k = 0, 1, \ldots, N - 1$$

$$= \sum_{n=0}^{N/2-1} x(2n) W_N^{2nk} + \sum_{n=0}^{N/2-1} x(2n+1) W_N^{2nk}$$

$$= \sum_{m=0}^{N/2-1} x(2m) W_N^{2m} + \sum_{m=0}^{N/2-1} x(2m+1) W_N^{2m+1}$$

Hence the sequence $X(k)$ will be obtained. Here we are considering the 8-point dft using the modified modulo $2^v+1$ adder. The Inputs are given in parallel. The advantage of using this is power and area reduction. But the hardware requirement is high. So in order to reduce this pipelining concept is introduced in which the critical path is reduced by placing delay elements between the registers. It also helps to increase the speed.

IV. RESULT ANALYSIS

The simulation is performed using XILINX in verilog HDL. The figure below shows the experimental results after the simulation.

<table>
<thead>
<tr>
<th>Performance parameters</th>
<th>Koggestone adder</th>
<th>Ladner-Fischer adder</th>
<th>Knowles adder</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay(ns)</td>
<td>11.071</td>
<td>10.023</td>
<td>12.103</td>
</tr>
<tr>
<td>Power(mw)</td>
<td>0.159</td>
<td>0.081</td>
<td>0.052</td>
</tr>
</tbody>
</table>
TABLE I
Experimental Results for modulo 2\(^{16}+1\) adders

<table>
<thead>
<tr>
<th>Performance parameters</th>
<th>Modulo 2(^{16}+1) adder</th>
<th>Sparse-4 Modulo 2(^{16}+1) adder</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay(ns)</td>
<td>11.206</td>
<td>11.206</td>
</tr>
<tr>
<td>Power(mw)</td>
<td>0.20</td>
<td>0.159</td>
</tr>
</tbody>
</table>

A. RTL SCHEMATIC of 8-POINT FFT PROCESSOR
Here 8 inputs are given and correspondingly there will be 8 outputs also. Corresponding RTL schematic is given below.

B. Output waveform

Fig.13. RTL schematic

Fig.14. output waveform

V. CONCLUSION

In this paper, two modified power efficient modulo 2\(^{n}\)+1 adders are presented. A novel architecture has been proposed that uses the inverted circular idempotency property of the parallel-prefix carry operator in modulo 2\(^{n}+1\) addition and by introducing a new prefix operator that eliminates the need for a double computation tree in the earlier fastest proposals. The experimental results indicate that the proposed architecture heavily outperforms the earlier solutions. Also an efficient 8-point FFT is designed using the modified modulo adders which has performance advantages in terms of power and area.
REFERENCES


BIOGRAPHY

Fathima Nishah received degree of B.Tech in Electronics and communication and presently working towards masters in Applied Electronics, now doing master thesis work in VLSI, from ILLAHIA college of engineering and Technology, Muvattupuzha, Ernakulam, Kerala.

Ruksana Maitheen., received degree of B Tech, M.Tech, Assistant Professor at ILLAHIA college of engineering and Technology, Muvattupuzha, Ernakulam, Kerala.