HARMONICS REDUCTION AND RIDE-THROUGH ADJUSTABLE SPEED DRIVES DURING SYMMETRICAL VOLTAGE SAG

Dr. S. S. Deswal¹, Dr. Rajveer Mittal², L. P. Singh³, Jitender Lather⁴

1. INTRODUCTION

Power quality problem occurs as a non-standard voltage, current and frequency. The power quality has serious economic implications for customers, utilities and electrical equipment manufacturers. Modernization and automation of industry involves increasing use of computers, microprocessors and power electronic systems such as adjustable speed drives. [1-2]

Integration of non-conventional generation technologies such as fuel cells, wind turbines and photovoltaic with utility grids often requires power electronic inter-faces. The power electronic systems also contribute to power quality problem (generated harmonics). The electronic devices are very sensitive to disturbances and become less tolerant to power quality problems such as voltage sags, swells and harmonics. Voltage dips are considered to be one of the most severe disturbances to the industrial equipments. Voltage support at a load can be achieved by reactive power injection at the load point of common coupling. Due to the harmonics are occurring in the system it causes losses and heating of motor. [3-5]

In modern power systems, due to increase of non-linear loads, power quality has become a great concern. Nonlinear loads, which were only 15% of total loads in 1987, have increased to 50% in 2000 [6-7]. In the commercial industry,
the main production line needs high quality electric power because it consists of several coupled motors working simultaneously together with precise speed. These power quality disturbances cause breaks at various workstations that require a long time to clean the machinery and resume production. [8-9]

The transient voltage variations are caused by lightning strikes, switching of power lines and capacitor banks, system faults, and large motor start-ups. Therefore, a good power quality monitoring system is essential for the commercial industries in order to decrease the downtime and increase the efficiency. Although, electric drives are sensitive to voltage distortions, they are also one of the major sources of current harmonics generation and power quality problems [9]. Electric drives draw non sinusoidal currents from the electrical power system [10, 11]. The current harmonics passing through the impedance of the power system create non-linear voltage drops and cause voltage distortions. In presence of harmonics, the load loss, eddy current loss, and other stray losses are increased. Possible problems include transformer overheating, motor failures, fuse blowing, capacitor failures, and mal-operation of controls [12].

THD is defined as the RMS value of the waveform remaining when the fundamental is removed. A perfect sine wave is 100%, the fundamental is the system frequency of 50 or 60Hz. Harmonic distortion is caused by the introduction of waveforms at frequencies in multiplies of the fundamental ie: 3rd harmonic is 3x the fundamental frequency / 150Hz. Total harmonic distortion is a measurement of the sum value of the waveform that is distorted. Harmonic distortion is caused by the high use of non-linear load equipment such as computer power supplies, electronic ballasts, compact fluorescent lamps and variable speed drives etc, which create high current flow with harmonic frequency components. The limiting rating for most electrical circuit elements is determined by the amount of heat that can be dissipated to avoid overheating of bus bars, circuit breakers, neutral conductors, transformer windings or generator alternators. [13-20]

Today, there are no clear product standards governing harmonics. IEEE 519-1992, Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems, is often referenced when discussing harmonic mitigation. However, this standard was developed to cope with harmonic issues in electrical transmission lines and power grids. IEEE 519-1992 is a systems standard which cannot be effectively applied to individual products. [21-22]

II. PROPOSED RIDE-THROUGH TOPOLOGIES

The objective of this section is to investigate the performance of an ASD’s under three-phase symmetrical and unsymmetrical fault leading to balanced and unbalanced voltage sag at PCC. The proposed topology is designed by using supercapacitor as energy storage device along with boost converter across DC-Link as a ride-through alternative for ASD’s.

The performance of ASD’s under various fault conditions has been simulated using MATLAB Simulink Power System Block set tool box. The functional block diagram is shown in fig. 1.

Fig. 1 Block Diagram of Proposed Technique.
A three-phase programmable voltage source feeds the power bus to PCC through series impedance (taken as resistance of 0.1 ohm assuming the length of line to be very small). Two independent feeders are connected at this PCC bus; one feeds the ASD’s and the other is connected to the load. The faults are created at the load feeder to study the impact of voltage sags on the ASD’s connected at the same PCC. The shunt impedance method has been used to generate voltage sags [22]. At the time of faults the fault current flows through the impedance leading to a voltage drop across it, thereby causing voltage sags at PCC.

III. CONTROL OF BUCK-BOOST DC-DC CONVERTER

There are two control methods for DC-DC converters: voltage mode control and current mode control respectively. The current mode control for a DC-DC buck boost converter has been employed in the proposed technique. It contains two-loop system. An additional inner current loop is added to the voltage loop. The current loop monitors the inductor current and compares it with its reference value. The reference value for the inductor current is generated by the voltage loop.

The key principle that drives the buck-boost converter is the tendency of an inductor to resist changes in current. When being charged it acts as a load and absorbs energy, when being discharged, it acts as an energy source. The voltage it produces during the discharge phase is related to the rate of change of current, and not to the original charging voltage, thus allowing different input and output voltages.

IV. RESULTS AND DISCUSSION

The symmetrical fault was created using three-phase fault block wherein all the three-phases were grounded with a small fault resistance of 0.001 ohms for 28 cycles leading to symmetrical voltage sag of 60%. The simulations have been carried out to get the traces of three-phase source voltages (V_a, V_b, V_c), three-phase source currents (I_aL, I_bL, I_cL), Electromagnetic Torque (T_em), rotor speed (N_r), DC-Link voltage (V_dc), q-axis (V_sq) and d-axis (V_sd) motor stator voltages, motor stator currents (I_sa, I_sb, I_sc) respectively and Total Harmonic Distortion (THD) using FFT analysis in MATLAB 7.5 using simulink model as shown in fig. 2.

![MATLAB Simulink model based on the Proposed Technique.](image-url)

The simulation results, with and without providing ride-through to an ASDs during symmetrical fault have been shown in fig. 3 to fig. 30.
Fig. 3 Simulation Results showing three-phase source current ($I_a$) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 4 Simulation Results showing three-phase source current ($I_b$) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 5 Simulation Results showing three-phase stator source current ($I_c$) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 6 Simulation Results showing three-phase source current ($I_a$) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 7 Simulation Results showing three-phase source current ($I_a$) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 8 Simulation Results showing three-phase source current ($I_a$) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.
Fig. 9 Simulation Results showing three-phase stator current (Isa) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 10 Simulation Results showing three-phase stator current (Isb) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 11 Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 12 Simulation Results showing three-phase stator current (Isa) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 13 Simulation Results showing three-phase stator current (Isb) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 14 Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.
Fig. 15  Simulation Results showing three-phase stator voltage (Va) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 16  Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 17  Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 18  Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 19  Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 20  Simulation Results showing three-phase stator current (Isc) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.
Fig. 21 Simulation Results showing three-phase stator Voltage in d-frame (Vsd) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 22 Simulation Results showing three-phase stator Voltage in q-frame (Vsq) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 23 Simulation Results showing rotor speed (Nr) and FFT analysis during symmetrical fault condition without providing any ride-through.

Fig. 24 Simulation Results showing three-phase stator Voltage in d-frame (Vsd) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 25 Simulation Results showing three-phase stator Voltage in q-frame (Vsq) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.

Fig. 26 Simulation Results showing rotor speed (Nr) and FFT analysis during symmetrical fault condition with providing supercapacitor as ride-through.
VI. CONCLUSION

The proposed topology is capable of providing ride-through during both symmetrical and unsymmetrical voltage sags and also reduction in total harmonic distortion (THD). The effectiveness of the proposed topology has been verified by means of simulations based on MATLAB results. From these results it is clear that the supercapacitor’s dynamic response is fast enough to respond to the load transient requirements and avoid the affects of the various power quality disturbances on the adjustable speed drives. The boost converter along with supercapacitor as an energy storage device maintains the DC-Link voltage thereby reduces the input inrush current. The main emphasis of this paper is that, the supercapacitor as an energy storage device may be employed during symmetrical fault condition so as to avoid the
nuisance tripping of the ASD’s and also lower the total harmonic distortion (THD). In addition, power factor correction can be established

REFERENCES