Interleaved High Step up Dc-Dc Converter with PID Controller

Rakesh Kumar Goudanikar¹, K. Shanmukha Sundar²

¹, ²Department of EEE, Dayananda Sagar College of engineering Karnataka, India

ABSTRACT: - Multiphase dc-dc converters are widely used in modern power electronics applications due to their advantages over single-phase converters. Such advantages include reduced current stress in both the switching devices and passive elements, reduced output current ripple, increase in output voltage and overall efficiency and so on. The output current ripple of a converter can be significantly reduced by virtue of the interleaving connection. This paper presents a design and simulation of an interleaved high step up DC-DC converter with PID controller. The control strategy of the converter is based on a Proportional-Integral-Derivative (PID) controller. The proposed converter achieves a high step-up voltage-conversion ratio without extreme duty ratio and the numerous turns-ratios of a coupled inductor and reduction in the input current ripple with the efficiency higher than 97%. The PID controller is used in the feedback to reduce the rise time and steady state error. The proposed interleaved high step up DC-DC converter model along with PID controller is modeled using SIMULINK and the simulation results are presented in this paper to authenticate the proposed scheme.

KEYWORDS: - Interleaved boost, high step up DC-DC converter, PID controller.

I. INTRODUCTION

Interleaved connection is a method in which the additional circuit is added in between the input and output of the main circuit in order achieve the increase in overall efficiency and output voltage of the converter and also reduce in input ripple and output ripple.

Interleaving is not a new technique earlier it was only used in the buck converter topology and there have been many papers describing the use of multiphase buck converters, especially for high-performance high-power applications [1, 2, and 3]. However, all the advantages of interleaving, such as higher efficiency, increase in output voltage and reduced input and output ripple for voltage/current, are also realized in the boost topology. Most of the controllers used in buck applications apply equally well when configured for use in an interleaved boost application. In [4] multi-phase buck converter controlled by PID is presented.

II. LITERATURE REVIEW

Now a day’s the interleaved high step up DC-DC converter has been widely used in photovoltaic generation, electric vehicles and power factor correction due to its high power density and fast dynamic response [5]-[6]. The input current ripple of the conventional boost converter is inversely proportional to its input inductor value [7], which means that a large inductor value will result in low input current ripple; however, a large inductor value increases the total weight of a capacitor with low ESR must be used [8]. Interleaved parallel structure has been applied in many high power density applications [9]-[10] in order to minimize the input current ripple, reduce the passive component size, improve the transient response and increase the power level. The frequency doubling characteristic of the interleaved structure can significantly reduce the output capacitor value and the input current ripple of the converter, but the quality of input power supply will still be deteriorated by the input current ripple especially in the large current applications [11]. Coupled inductor IBC proposed in [12]-[13] has used a coupled inductor to achieve the input current ripple cancellation, and their applications can be found in [14]. However the leakage inductance of the coupled inductor increases the current stress of the output diodes, introducing extra EMI problems. A soft switching circuit for IBC is presented in [15]. It’s an attractive solution to avoid the major drawbacks of the coupled inductor; however, the control
strategy of this circuit is too complex and not cost-effective on the other hand, since small inductor values increase the loss of the capacitor of the converter.

These drawbacks can be overcome by the interleaved high step up DC-DC converter which consists of two boost converters connected in interleaved structure to achieve high step-up voltage-conversion ratio without extreme duty ratio and the numerous turns-ratios of a coupled inductor, reduction in the input current ripple with the higher efficiency and reduction the rise time and steady state error.

III. PROPOSED CONVERTER

The proposed converter is shown in Fig. 1. The proposed converter compromise of two boost converters connected to each other in the form of interleaved structure and the PID controller in the feedback.

![Figure 1 The Proposed Converter.](image)

The proposed converter consists of a two coupled inductors T1 and T2 with the floating active switches S1, S2. It has two primary windings N1, N3 of a coupled inductors T1, T2 both are similar to the input inductor of the conventional boost converter, and the capacitors C1, C3 and diodes D1, D3 receives leakage inductor energy from N1 and N3. The secondary windings N2, N4 of coupled inductors T1 and T2 are connected with another pair of capacitors C2, C4 and diode D2, D4 which are in series with N1 and N3 in order to further enlarge the boost voltage. The rectifier diode D5 connects to its output capacitor C5.

Interleaved high step up DC-DC converter show in Fig 1. Here it is two phase operations which mean it is compromise of two boost converters. These boost converters have same parameter and operating principle which are operating 180 degree out of phase. The input current is sum of two currents that is the input current is split up in two paths I1 and I2. These two converters are operating at different phases. When the supply is turned on they will be current ripple generated by the leakage inductors Lk1 and Lk3 but due to the two converters which are operating in parallel stages at different phases, the input ripple currents ILk1 and ILk3 cancel each other and they is reduction in the input ripple current that the boost inductor caused. Hence they will be increase in the overall efficiency compared to
A single boost converter. Here the both converters phases are combined at the output capacitor C5 so the output-capacitor current is the sum of the two diode currents, $I_{d2}+I_{d4}$, minus the dc-output current $I_{out}$, which reduces the output-capacitor ripple, $I_{cout}$. Thus effective ripple frequency is doubled, making ripple voltage reduction much easier. And the voltage across the output diode D5 is sum of two diode voltages $V_{d2}+V_{d4}$.

A PID controller shown in FIG 1 is a generic control loop feedback mechanism widely used in industrial control systems. A PI controller attempts to correct the error between a measured process variable and a desired set point by calculating and then outputting a corrective action that can adjust the process accordingly. The proportional term makes the change in output that is proportional to the current error value. The proportional response can be adjusted by multiplying the error by a constant value, $K_p$ called as proportional gain. The integral term causes the steady-state error to reduce to zero, which is not the case for proportional-only control in general. The integral term is proportional to both the magnitude of error and the duration of the error. The magnitude of the contribution of the integral term to the overall control action is determined by the integral gain $K_i$. A derivative control ($K_d$) will have the effect of increasing the stability of the system, reducing the overshoot, and improving the transient response. The output voltage and the reference voltage are summed together and it is given to the PID controller. The output of the PID controller is summed with triangular pulses and is given as gating pulse to the MOSFET.

The proposed converter has two features:

1) The connection of the two pairs of inductors, capacitor, and diode gives a large step-up voltage-conversion ratio;

2) The leakage-inductor energy of the coupled inductor can be recycled, thus increasing the efficiency and restraining the voltage stress across the active switch.

The ideal version of the PID controller is given by the formula

$$u(t) = K_p e(t) + K_i \int_0^t e(t) dt + K_d \frac{d}{dt} e(t)$$

(1)

Where

$u$ = Control signal  
$e$ = Control error ($e = r - y$).  
$r$ = Reference value, is also called the setpoint  
$y$ = Input signal  
$K_p$ = Proportional gain  
$K_i$ = Integral gain  
$K_d$ = Derivative gain  
$t$ = time

In order to simplify the circuit analysis of the proposed converter with boosting stages, the following assumptions are made.

(1) The coupled inductor T1 & T2 are represented as a magnetizing inductor $L_m$ & $L_m1$.

(2) $L_{k1}$ & $L_{k2}$ are Primary & Secondary Leakage Inductors of coupled inductor T1.

(3) $L_{k3}$ & $L_{k4}$ are Primary & Secondary Leakage Inductors of coupled inductor T2.
IV. OPERATING PRINCIPLES OF THE PROPOSED CONVERTER

In this section the five operating modes of the proposed converter are explained in brief. The operating principle of continuous conduction mode (CCM) is presented in detail. There are five operating modes in a switching period. The operating modes are described as follows.
MODE – I (T0 – T1)

Fig 2(a) shows proposed converter operating in mode 1. In this transition interval, when S1 & S2 are at ON state the magnetizing inductor Lm & Lm1 continuously charges capacitor C2 & C4 through T1 & T2. The source voltage Vin crosses the magnetizing inductor Lm, Lm1 and primary leakage inductor Lk1, Lk3. The magnetizing inductor Lm & Lm1 transfers its energy through coupled inductor T1 & T2 to charge switched capacitor C2 & C4. As a result the current ILm & ILm1 is decreases. In this mode the charging current ID2, ID4 and IC2, IC4 decreases. This mode ends when Ilk1 = Ilm & Ilk3 = Ilm1.

MODE – II (T1 – T2)

Fig 2(b) shows proposed converter operating in mode 2. During this transition interval the source voltage Vin crosses the magnetizing inductor Lm, Lm1, primary leakage inductor Lk1, Lk3 and Primary windings N1 & N3 and acts series with secondary winding N2 & N4 of coupled inductor T1 & T2. Capacitor C1, C2, C3 & C4. Magnetizing inductor Lm & Lm1 is also receiving energy from Vin. The energy is finally discharged to Output Capacitor C5 and Load R. As a result the current ILm & ILm1, Ilk1 & Ilk3, Rectifier Diode Current Id5 are increasing. This mode ends when switch S1 & S2 are turned OFF.

MODE – III (T2 – T3)

Fig 2(c) shows proposed converter operating in mode 3. During this transition interval the switches S1 & S2 are in OFF state. Energy of secondary leakage inductor Lk2 & Lk4 is series connected with C2 & C4 to charge output capacitor C5 and the load R. Energy stored in Primary leakage inductor Lk1 & Lk3 flows through diode D1 & D3 to charge capacitor C1 & C3. Ilm and Ilm1 are increasing because magnetizing inductor Lm and Lm1 is receiving energy from Lk1 & Lk3. Diode D1 and D3 are conducting. This Mode ends when Leakage Current ILk2 & ILK4 decreases to zero.

MODE – IV (T3 – T4)

Fig 2(d) shows proposed converter operating in mode 4. During this transition interval the leakage energy from the Leakage inductor Lk1 & Lk2 flows through the diodes D1 & D3 keeps charging capacitor C1 & C3 as a result. Currents ILk1, ILK3 and ID1, ID3 are continually decreasing. The Lm & Lm1 is delivering its energy through T1, T2 and D2, D4 to charge capacitor C2 & C4. Diodes D1, D2, D3 & D4 are conducting. The energy stored in output
capacitor C5 is constantly discharged to the load R. These energy transfers result in decrease of ILk1, ILK3 and ILm, ILm1 but increases in ILk2 & ILk4. This mode ends when current ILk1 and ILK3 reaches zero.

MODE – V (T4 – T5)

Fig 2(e) shows proposed converter operating in mode 5. During this transition interval Magnetizing inductor Lm & Lm1 are constantly releasing its energy to C2 & C4. Diode D2 is conducting. The magnetizing inductor energy flows through the secondary winding of the coupled inductor N2, N4 and D2, D4 continues to charge capacitor C2. As a result the iLm & iLm1 are decreasing. The energy stored in capacitor C3 is constantly discharged to the load R. This mode ends when switch S1 is turned ON.

V. STEADY-STATE ANALYSIS OF PROPOSED CONVERTERS

To simplify the steady-state analysis, only modes II and IV are considered for CCM operation, and the leakage inductances on the secondary and primary sides are neglected. The following equations can be written from Fig. 3(b):

\[ v_{Lm1} = V_{IN} \]  \hspace{1cm} (2)
\[ v_{N2} = nV_{in} \]  \hspace{1cm} (3)
\[ v_{Lm2} = V_{IN} \]  \hspace{1cm} (4)
\[ v_{N4} = nV_{in} \]  \hspace{1cm} (5)

During mode IV

\[ v_{Lm1} = -V_{C1} \]  \hspace{1cm} (6)
\[ v_{N2} = -V_{C2} \]  \hspace{1cm} (7)
\[ v_{Lm3} = -V_{C3} \]  \hspace{1cm} (8)
\[ v_{N4} = -V_{C4} \]  \hspace{1cm} (9)

Applying a volt-second balance on the magnetizing inductor Lm yields

\[ \int_0^{DTs} (Vin)dt + \int_{DTs}^{Ts} (-V_{C1})dt = 0 \]  \hspace{1cm} (10)
\[ \int_0^{DTs} (nVin)dt + \int_{DTs}^{Ts} (-V_{C2})dt = 0 \]  \hspace{1cm} (11)
\[ \int_0^{DTs} (Vin)dt + \int_{DTs}^{Ts} (-V_{C3})dt = 0 \]  \hspace{1cm} (12)
\[ \int_0^{DTs} (nVin)dt + \int_{DTs}^{Ts} (-V_{C4})dt = 0 \]  \hspace{1cm} (13)

from which the voltage across capacitors C1, C2 and C3, C4 are obtained as follows:
During mode II, the output voltage \( V_o = V_i + V_{C_2} + V_{C_1} + V_{C_3} + V_{C_4} \) becomes

\[
V_{C_1} = \frac{nV_i}{1-D} \quad (14)
\]

\[
V_{C_2} = \frac{D V_i}{1-D} \quad (15)
\]

\[
V_{C_3} = \frac{nV_i}{1-D} \quad (16)
\]

\[
V_{C_4} = \frac{D V_i}{1-D} \quad (17)
\]

The DC voltage gain MCCM can be found as follows:

\[
\frac{M_{CCM}}{V_{IN}} = 1 + \frac{n}{1-D} \quad (19)
\]

Both [10] and [11] are employing coupled inductor topology as the boost type converter integrating with coupled inductor; this technology is similar to the technology of the proposed converter.

During CCM operation, the voltage stresses on S1, S2 and D1~D4 are given as

\[
V_{d1,d2} = \frac{V_i V_{D_1,D_3}}{1-D} = \frac{nV_i}{1-D} \quad (20)
\]

\[
V_{d2,d4} = \frac{nV_i D}{1-D} \quad (21)
\]

VI. SIMULATION MODEL OF PROPOSED CONVERTER

The simulink model of proposed converter is shown in Fig. 3. It consists of the windings N1, N3 and N2, N4 are primary and secondary windings of a coupled inductor T1, T2 is similar to the input inductor of the conventional boost converter, and LK1 LK2 LK3 LK4 are leakage inductors and Lm1 Lm2 is magnetizing inductance. And the diodes D1 D2 D3 D4 D5 and capacitor C1 C2 C3 C4 C5 are present. Capacitor C1 C3 and diode D1 D3 receives leakage inductor energy from N1 N3. The secondary winding N2 N4 of coupled inductor T1 T2 is connected with another pair of capacitors C2 C4 and diode D2 D4, which are in series with N1 N3 in order to further enlarge the boost voltage. The rectifier diode D5 connects to its output capacitor C5. The output of the converter is summed with reference voltage and the resulting error is fed to the pi controller. The output of the PID controller is summed with triangle pulse and later it is fed as gating pulse for the mosfet switch. The Powergui block is necessary for simulation of any Simulink model containing SimPowerSystems™ blocks. It is used to store the equivalent Simulink circuit that represents the state-space equations of the model. Here the powergui used is in continues form. It also consists of voltage measurement and current measurement block measures the instantaneous voltage and current between two electric nodes. The output provides a Simulink® signal that can be used by other Simulink blocks.

VII. RESULTS

The electrical specifications are \( V_i = 15 V \), \( V_o = 250 V \), \( F_s = 50 kHz \), \( R_L = 1000\Omega \). C1=C2=C3=C4=47µF, C5 =220µF. N = 8, D is derived as 55%, P=0.001, I=0.001
FIG 4 shows the voltage across diodes D1, D2, D3, D4. The x axis represents time in seconds and y axis represents voltage in volts. From fig 5 it can observe that voltage across diode D1, D3 is 240V and voltage across diode D2, D4 is 80V. Voltage across the diodes can be calculated from equations (20) and (21)

\[
V_{d1,d2} = V_{d1,d3} = \frac{nVin}{1-D} = \frac{8 \times 15}{1-0.5} = 240V
\]

\[
V_{d2,d4} = nVin \frac{D}{1-D} = 8 \times 15 \frac{0.5}{1-0.5} = 80V
\]
FIG. 5 shows the voltage across capacitors C1, C2, C3, and C4. The x axis represents time in seconds and y axis represents voltage in volts. From fig 5 it can be observed that voltage across capacitors C1, C3 is 240V and voltage across capacitor C2, C4 is 9V. Voltage across the capacitors can be calculated from equations (14) and (15).

\[ V_{C1C3} = \frac{nVin}{1 - D} = \frac{8 \times 15}{1 - 0.5} = 240V \]

\[ V_{C2C4} = \frac{DVin}{1 - D} = \frac{0.5 \times 15}{1 - 0.5} = 9V \]

FIG. 6 shows the output voltage of the proposed converter. The x axis represents time in seconds and y axis represents voltage in volts. From fig 6 it can be observed that output voltage of proposed converter is 250V. The voltage gain and efficiency can be calculated by the equation 22 and 23.

\[ Voltage\ gain = \frac{V_{out}}{V_{in}} = \frac{1 + n}{1 - D} \quad (22) \]

\[ Voltage\ gain = \frac{V_{out}}{V_{in}} = \frac{1 + 8}{1 - 0.5} \]

\[ Voltage\ gain = 18 \]

\[ efficiency = \frac{P_{in} - (P_{S1} + P_{D1} + P_{D2} + P_{D3} + P_{D4} + P_{D5})}{P_{in}} \quad (23) \]
This paper has introduced and developed an interleaved high step up dc–dc converter with PID controller. The proposed interleaved high step up DC–DC converter model along with PID controller is modeled using SIMULINK. The simulation and experimental results show that from the interleaving connection reduction in the input ripple current is achieved and the energy of the coupled inductor’s leakage inductor has been recycled, the voltage stress selected across the active switch $S_1$, $S_2$ is constrained, which means low ON-state resistance $RDS (ON)$ can be selected. Thus, improvements to the efficiency of the proposed converter have been achieved. From the converter, the turns ratio $n=8$ and the duty ratio $D$ is 55%; thus, without extreme duty ratios and turns ratios, the proposed converter achieves high step-up voltage gain, and also reduction in the rise time and steady state error is achieved due use of PID controller in feedback. The experimental results show the efficiency of the converter is 97%.

**VIII. CONCLUSION**

**REFERENCES**


