Low Power, Area Efficient & High Performance Carry Select Adder on FPGA

Bagya Sree Avula, R Kalyan
M. Tech Student, Dept. of ECE, Swetha Institute of Technology & Science, JNTUA, Tirupati, India
Assistant professor, Dept. ECE, Swetha Institute of Technology & Science, JNTUA, Tirupati, India

ABSTRACT: LOW-POWER, area-efficient, and high-performance VLSI systems are increasingly used in portable and mobile devices, multi standard wireless receivers, and biomedical instrumentation. An adder is the main component of an arithmetic unit. A complex digital signal processing (DSP) system involves several adders. An efficient adder design essentially improves the performance of a complex DSP system. A ripple carry adder (RCA) uses a simple design, but carry propagation delay (CPD) is the main concern in this adder. Carry look-ahead and carry select (CS) methods have been suggested to reduce the CPD of adders. A conventional carry select adder (CSLA) is an RCA configuration that generates a pair of sum words and output carry bits corresponding to the anticipated input-carry (cin = 0 and 1) and selects one out of each pair for final sum and final output-carry. A conventional CSLA has less CPD than an RCA, but the design is not attractive since it uses a dual RCA. In the existing designs, logic is optimized without giving any consideration to the data dependence. In this paper, we prepared an analysis on logic operations occupied in conventional and BEC-based CSLAs to study the data dependence and to identify redundant logic operations. Based on this study, we have planned a new logic formulation for the CSLA. The major contribution in this paper is logic formulation based on data dependence and optimized carry generator (CG) and carry select unit. Based on the proposed logic formulation, we have found a capable logic design for CSLA. Due to better logic units, the projected CSLA involves significantly less ADP than the existing CSLAs. We have shown that the SQRT-CSLA using the proposed CSLA design involves nearly 32% less ADP than that of the corresponding SQRT-CSLA.

KEYWORDS: XOR gate, Carry Select Adder, FPGA, Digital Signal Processing, BEC.

I. INTRODUCTION

Carry Select Adder (CSLA) is one of the fastest efficient adders which are used in many data-processing processors to perform fast arithmetic functions. CSLA is called efficient adder because of less delay and reduced size. Since, area is the major constraint which plays a vital role in integrated circuits. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. The proposed work conveys that it uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification, 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular BEC SQRT CSLA architecture. The proposed design has reduced area and power as compared with the regular BEC SQRT CSLA. The proposed design has lesser area owing to the modifications in the BEC unit by gate reduction due to combinational logic. The performance factors of the proposed design are evaluated in terms of delay, area, power and their products by simulation tool and implemented in FPGA kit.

In this brief, the logic operations involved in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC)-based CSLA are analyzed to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant logic operations present in the conventional CSLA and proposed a new logic formulation for CSLA. In the proposed scheme, the carry select (CS) operation is scheduled before the calculation of final sum, which is different from the conventional approach. Bit patterns of two anticipating carry words (corresponding to cin = 0 and 1) and fixed cin bits are used for logic optimization of CS and generation units. An efficient CSLA design is obtained using optimized logic units. The proposed CSLA design involves significantly less area and delay than the recently proposed BEC-based CSLA. Due to the small carry-output delay, the proposed CSLA design is a good candidate for square-root (SQRT) CSLA. A theoretical estimate shows that the proposed SQRT-CSLA involves nearly 35% less area–delay–product (ADP) than the BEC-based SQRT-CSLA, which is best among the ex-
isting SQRT-CSLA designs, on average, for different bit-widths. The application specified integrated circuit (ASIC) synthesis result shows that the BEC-based SQRT-CSLA design involves 48% more ADP and consumes 50% more energy than the proposed SQRT-CSLA, average, for different bit-widths. In this brief, the logic operations involved in conventional carry select adder (CSLA) and binary to excess-1 converter (BEC)-based CSLA are analysed to study the data dependence and to identify redundant logic operations. We have eliminated all the redundant logic operations present in the conventional CSLA and proposed a new logic formulation for CSLA. In the proposed scheme, the carry select (CS) operation is scheduled before the calculation of final-sum, which is different from the conventional approach. Bit patterns of two anticipating carry words (corresponding to \( c_{in} = 0 \) and 1) and fixed \( c_{in} \) bits are used for logic optimization of CS and generation units. An efficient CSLA design is obtained using optimized logic units. The proposed CSLA design involves significantly less area and delay than the recently proposed BEC based CSLA. Due to the small carry-output delay, the proposed CSLA design is a good candidate for square-root (SQRT) CSLA. A theoretical estimate shows that the proposed SQRT-CSLA involves nearly 35% less area–delay–product (ADP) than the BEC-based SQRT-CSLA, which is best among the existing SQRT-CSLA designs, on average, for different bit-widths. The application specified integrated circuit (ASIC) synthesis result shows that the BEC-based SQRT-CSLA design involves 48% more ADP and consumes 50% more energy than the proposed SQRT-CSLA, on average, for different bit-widths. RCA due to the anticipation of both possible \( CIN \) values of in advance, and as the multiplexers is used for the selection of \( CIN \), so the area increases as compared to RCA. The propagation time through the Carry Select Adder is calculated using following mathematical equation:

\[
t_{adder} = t_{setup} + M t_{carry} + \left( \frac{N}{M} \right) t_{mux} + t_{sum}
\]

**II. LITERATURE SURVEY**

Adders form an almost obligatory component of every contemporary integrated circuit. The prerequisite of the adder is that it is primarily fast and secondarily efficient in terms of power consumption and chip area. The adder topology used in this work are ripple carry adder, carry look ahead adder, carry skip adder, carry select adder, carry
increment adder, carry save adder and carrybypass adder. The module functionality and performance issues like area,
power dissipation and propagation delay are analyzed at 0.12μm 6metal layer CMOS technology using micro wind tool.

III. EXISTING SYSTEM

Carry Select Adder (CSLA) In RCA every full adder has to wait for the incoming carry before an outgoing carry is generated. One way to get around this linear dependency is to anticipate both possible values of the carry input i.e. 0 and 1 and evaluate the result in advance. Once the real value of the carry is known the result can be easily selected with the help of a simple multiplexer stage. Figure 1 Block Diagram of Carry Select Adder A 16-bit CSLA is constructed by dividing into 4 stages i.e. N=16 total number of bits, M=4 number of bits per stage, \((N/M = 4)\) and chaining such four equal length blocks as shown in Figure 1.6. CSA has less delay as compared to M U M U M U 0 0 0 0 C C C C SUM[ SUM[ SUM[ SUM[ SUM SUM 15:11 10:7 6:4 3:2 1:0 A[15: B[1 A[1 B[1 A[ B[ A[3 B[3:2] A[ B[ M U MODIF IED 6 MODIF IED 3 MODIF IED 4 MODIF IED 5 RCA due to the anticipation of both possible values of in advance, and as the multiplexers is used for the selection of , so the area increases as compared to RCA. The propagation time through the Carry Select Adder is calculated using following mathematical equation: Where, is delay of the setup stage to produce propagate and generate signals, is the time taken by the carry to ripple through a length of the stage M , is the delay of the multiplexer stage and is sum of time. The existing system uses BEC instead of RCA with carry in 1 in the regular CSLA to achieve lower area. With an efficient design of an add-one circuit, the power and area of CSA can be reduced. But the XOR function in BEC consists of five gates according to the previous design. The Figure 2 shows the existing BEC circuit and the Figure 3 shows the existing XOR function. Figure 2 Existing 4-bit BEC circuit A B Figure 3 XOR Logic Table I Gate Requirements of Existing System

IV. MODIFIED SYSTEM

Modified BEC Structure CSLA Area XOR 5 2:1 MUX 4 HA 6 FA Above diagram clearly shows the modified BEC structure of the SQRT CSLA. It has reduced area compare than basic BEC structure of the SQRT CSLA. Below table indicates the area reduction of modified BEC structure of SQRT CSLA. Table II Gate Requirements of Proposed System CSLA Area XOR 4 2:1 MUX 4 HA 6 FA 13 MODIFIED CARRY SELECT ADDER (MCSA) DESIGN A Modified Carry Select-Adder (MCSA) design is proposed, which make use of single RCA and Binary to Excess-1 Converter (BEC) instead of using dual RCAs to reduce area and power consumption with small speed penalty. The reason for area reduction is that, the number of logic gates used to design a BEC is less than the number of logic gates used for a RCA design.

Thus, the importance of BEC logic comes from the large silicon area reduction when designing Modified Carry Select Adder for large number of bits. The Modified Carry Select Adder architecture for 16-bit is shown in Figure 5. Figure 5 16-bit Modified Carry Select Adder (MCSA) M U M U M U 0 0 0 0 C C C C SUM[ SUM[ SUM SUM[ SUM SUM 15:11 10:7 6:4 3:2 1:0 A[15: B[1 A[1 B[1 A[ B[ A[3 B[3:2] A[ B[ M U MODIF IED 6 MODIF IED 3 MODIF IED 4 MODIF IED 5 India C 108 As to replace the N bit RCA, an N+1 bit BEC is used, so in above designed architecture of MCSA, the 4-bit RCA is used in each block and thus the BEC used is of 5-bit wide. In the similar way MCSA architectures are designed for 8-bit, 16-bit, 32-bit and 64-bit. The circuit in BEC are modified by using simple AOI logic by reducing the gates in XOR by simplifying the Boolean logic. The total number of gates reduced is 42 than the conventional one. Conventional CSA is still area consuming due to the dual ripple carry adder structure. The metrics for measurement of performance of a circuit are area, power and delay. So, after designing MCSA for 8-bit, 16-
bit, 32-bit and 64-bit its area, power and delay are analyzed. The results so obtained are then compared with the results of conventional CSA.

Fig: Modified MCSA 16-bit, 32-bit

\[
\begin{align*}
X_0 &= \neg B_0 \\
X_1 &= B_0(1)^\neg B_1 \\
X_2 &= B_2(B_0&B_1) \\
X_3 &= B_2(B_0&B_1&B_2)
\end{align*}
\]

Table 1: CSLA measurement table

<table>
<thead>
<tr>
<th>CSLA</th>
<th>AREA</th>
</tr>
</thead>
<tbody>
<tr>
<td>XOR</td>
<td>5</td>
</tr>
<tr>
<td>2:1 MUX</td>
<td>4</td>
</tr>
<tr>
<td>HA</td>
<td>7</td>
</tr>
<tr>
<td>FA</td>
<td>12</td>
</tr>
</tbody>
</table>

Table 1 presents the performance analysis of different adder topologies. Table 2 presents the parameters of AT, AT^2 and PD values of adders. The energy delay and parasitic extraction values. All the adders are simulated with multiple design corners (TT, FF, FS, and SS) to verify that operation across variations in device characteristics and environment. To establish an unbiased testing environment, the simulations have been carried out using a comprehensive input signal pattern, which covers every possible transition for all the adders.

<table>
<thead>
<tr>
<th>Adder topology</th>
<th>AT</th>
<th>AT^2</th>
<th>PD</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCA</td>
<td>9316.512</td>
<td>39203.88</td>
<td>0.866</td>
</tr>
<tr>
<td>CSaA</td>
<td>17263.35</td>
<td>50477.88</td>
<td>3.163</td>
</tr>
<tr>
<td>CLA</td>
<td>6696</td>
<td>20757</td>
<td>0.978</td>
</tr>
<tr>
<td>CSKA</td>
<td>10532.6</td>
<td>31854.84</td>
<td>1.623</td>
</tr>
</tbody>
</table>

Table 2 AT, AT^2 and PD values of Adders

The circuit in BEC are modified by using simple AOI logic by reducing the gates in XOR by simplifying the Boolean logic. The total number of gates reduced is 42 than the conventional one. Conventional CSA is still area consuming due to the dual ripple carry adder structure. The metrics for measurement of performance of a circuit are area, power and delay. So, after designing MCSA for 8-bit, 16-bit, 32-bit and 64-bit its area, power and delay are analyzed. The results so obtained are then compared with the results of conventional CSA.
V. RESULTS AND DISCUSSIONS

MICROWIND:
Tool which is chosen to simulate this scheme is microwind & DSch Version2. DSCH stands for Digital Schematic.

DSCH2:
The DSCH2 is a logic editor and simulator. DSCH2 is used to validate the architecture of logic circuit before the microelectronics design is started. DSCH2 provides user friendly environment for hierarchical logic design and simulation with delay analysis which allows the design and validation of complex logic structures. A key innovative future is the possibility to estimate the power consumption of the circuit.

MICROWIND2 Program allows the student to design and simulate an integrated circuit at physical description level. The package contains the library of common logic and analog ICs to view and simulate. MICROWIND2 includes all the commands for a mask editor as well as original tools never gathered before in a single module. Gain of this tool is access the circuit simulation by pressing a single key. The electric extraction of the circuit is automatically performed and the analog simulator produces voltage and current curves immediately. With 16-b adder design as an example, this section shows that different computer arithmetic architectures may respond to overscaled supply voltage very differently, leading to largely different transient error statistical characteristics. In particular, we considered three adder architectures, including the carryripple adder, the carry-lookahead adder, and the carry-select adder. We use Synopsys DesignWare to generate these adders using a TSMC 65-nm CMOS standard cell library without any manual optimizations. The timing constraint is set to 1.25 ns (i.e., 800 MHz) at the normal 0.9-V supply voltage, and all the synthesized adders have the same timing slack. Hence, they have the same critical voltage of 0.9 V. Power estimations are performed based on designs with back-end place and route information. When operating at 0.9 V and 800 MHz, the carry-ripple adder consumes 0.570 mW, the carry-lookahead adder consumes 0.508 mW, and the carry-select adder consumes 0.578 mW, where both dynamic power and leakage power are taken into account. Therefore, in conventional practice, we may want to choose the carry-lookahead adder. As shown in the following, a different choice may be preferred in the presence of VOS.
First, to evaluate the propagation delay versus supply voltage characteristic of the TSMC 65-nm standard cell library, we carried out simulations on a 1-b full adder (with a load of an inverter with ten times minimum size), as shown in Fig. 1. It shows that the propagation delay is almost linearly proportional to the supply voltage. We further carried out simulations on the aforementioned three 16-b adders under different supply voltages while fixing the frequency as 800 MHz. For each simulation run, we randomly generated 10^6 pairs of 16-b input data, where each bit has equal probability to be 0 or 1 and all the bits are randomly generated independent from each other. Fig. 2 shows the simulated average error magnitude versus normalized power consumption, where the average error magnitude is the mean of the computation error magnitude over all the simulated samples and the power consumptions are normalized against the highest power consumption among all the adders under a normal supply voltage. It shows that, under an overscaled supply voltage, the carry-ripple adder has the least bit error rate, while the carry-select adder has the least performance degradation if we take into account the significance of each output bit. Although all the adders have similar bit error rates (i.e., 0.06–0.14), they have very different average error magnitudes, as shown in Fig. 2. Since the performance degradation of signal processing systems under an overscaled voltage heavily depends on the computation error magnitude, the aforesaid results suggest that we should not use mere computation bit error rate as a metric to select the appropriate arithmetic architecture and that we should be able to directly estimate the average error magnitude characteristics for each candidate arithmetic architecture.

VI. CONCLUSION AND FUTURE WORK

The Proposed work provides an efficient adder for arithmetic operations by using the Modified Carry Select Adder. Comparing it to the conventional design it has an advantage of area reduction by less number of gates and low power circuit. Considerably the delay is also reduced by modified CSLA. The gate counts are reduced by modifying the Binary to Excess One Converter unit and the Ripple Carry Adder unit by simplifying using AOI logic. The proposed CSLA is implemented for different Word sizes. The proposed design may be suitable for low power applications such as Filter ERROR precision, design, Multipliers and digital signal processing. In the future work the Extension of word
size up to 128-bit can be designed and implemented in FPGA Board design. Then the CSLA can be implemented in Multiplier and Filter applications and its speed of operation is evaluated.

REFERENCES