

Novel Digital Active Emi Filter Used In A Grid-Tied PV Microinverter Module

M.Ananthi¹, A. Arul², R. Ramesh³

M.E. Applied Electronics, IFET college of Engg. Villupuram, Tamilnadu, India^{1, 2, 3}

ABSTRACT: This paper presents the EMI reduction by the novel digital active technique used in a grid tied PV micro inverter module. The most commonly used passive EMI filter used for EMI mitigation in power converters comes at the expense of cost, size, weight power losses, and PCB real estate. DAEF is implemented with a grid tied photovoltaic micro inverter .the inverter stability is analyzed with the DAEF by the overall transfer function. The system compensation is designed based on the direct quadrant frame control technique.

I. INTRODUCTION

The micro inverter architecture is used to connect the grid to convert the solar energy from PV panels and feed it to the grid with high efficiency and high power quality. The two main functions have done by the converter are as follows:

1. Dc/ac power conversion.
2. Tracking the maximum power delivered by the PV panel to maximize the energy throughput.

The fast di/dt and dV/dt causes the fundamental and high frequency harmonics in the switching pulses of the inverter due to the non linear action of the switching semiconductor devices.

EMC compliance involves a series of measures to reduce conducted emission at the source. This can be done by diverting CM noise away from ground. Cost, size, and the space of the overall power inverter PCB. other EMI suppression technique


The basic noise suppression technique is a passive EMI filter which gives the better performance but the Such as the spread spectrum frequency modulation and soft switching techniques has provide the less performance. Active analog EMI filters provides the low cost and ease of use .but it needs additional passive elements to noise attenuation of the spread spectrum .the deaf provides the best performance than

The power circuit consists of micro inverter

the previous EMI noise suppression techniques, used in the industrial applications, the DSP program to check the stability analysis of the inverter and FPGA program to the EMI control algorithm have been used in this paper.

This paper is partitioned as follows; in Section II, general descriptions of the micro inverters architecture and its inverter circuit including power conversion stages and controllers are presented. In Section III, the output inductor current control using a direct quadrature (*DQ*) reference frame control technique is explained. The open-loop transfer function (TF) of the micro inverter is derived to investigate the stability of the inverter in Section IV. Section V presents the controller design for micro inverter compensation and stability verification. Experimental results showing the performance of the DAEF in the micro inverter are illustrated in Section VI. Finally, a conclusion is given in Section VII.

II. MICROINVERTER'S ARCHITECTURE AND CIRCUIT DESCRIPTION



Two stages: dc/dc converter, and dc/ac converters. The functions. The first one is the boosting dc voltage to feed which is required by the grid .the second one is tracking the maximum power delivered by the photo voltaic panel to maximize the energy throughput. Then the second- stage dc/ac inverter converts the dc power into an instantaneous current and voltage suitable for the grid injection.

The digital control system consists of three main control functions: the maximum power point tracking (MPPT) control, the output inductor current I_L control, and the EMI control.

Therefore, in the case of the two-stage micro inverter, a control algorithm is designed to keep the first stage of the inverter (dc/dc converter) operating at the maximum power, while the second - stage control algorithm is dedicated to regulate the instantaneous current or voltage to be injected into the grid.

DAEF CONTROLLER:

The rated current voltage of the power inverter depends on the size and losses of the filter. It is improved by the DAEF. It provides the maximum optimization of the inverter. The emulation of the incident CM noise signal in terms of amplitude and frequency is used for the DAEF. RF sensor senses the high frequency harmonics generated by the inverter, is used for the emulation process. The common mode interference signal is minimized by the digitally inverting the emulating signal. Then reconstruct the signal and inject back. It is generated by inverter switching circuitry.

The figure shows the digital active EMI filter with the grid side interface. The CM Noise voltage is sensed from the output of the inverter through RC high pass filter. It is input to the DAEF. it is sampled though high speed analog to digital converter. Then inverted using a binary inverter which output again converted by Digital to analog converter. The reconstructed signal is injected again back to the input lead of the power grid using a low pass filter which consist of capacitor and inductor. The low pass filter tuned to high frequency spectrum of the conducted emission standard.

C_{inject} is also used to prevent the ADC from being loaded by the power inverter. A high impedance inductor is located between the noise sensor and the grid as a decoupling network. In this process, only one control parameter is required by the digital processor in order to replicate the original sensed signal.

DC/DC two architecture consist of the **Output current controller**

The DQ reference frame control technique is applied for controlling the instantaneous inductor current of single phase dc/ac inverter. In a DQ reference frame, the physical (Real) circuit, in conjunction with an “imaginary orthogonal circuit,” is transformed from the stationary frame to the DQ rotating frame so that the steady-state variables, voltage or current at the fundamental frequency, in the DQ frame become dc variables allowing the design of controller using design techniques developed for dc/dc converters. This design approach can achieve very high control gain which results in zero steady-state error at the fundamental frequency and better dynamic performance of the system. The following section provides a detailed analysis of the dc/ac inverter control technique.

III. OUTPUT CURRENT CONTROL IN A DQ FRAME

The controller architecture using the DQ reference frame control technique of the two-stage micro inverter is depicted in Fig. 4. This controller diagram consists of three control blocks: MPPT controller, EMI controller, and the output inductor current controller. Only the last controller algorithm will be discussed in this section.

In Fig. 4, it can be seen that the real variables, which are the output inductor current I_L and the grid voltage V_{grid} are used to construct the imaginary circuit variables ID and IQ . These later are transformed into the DQ rotating frame using the real– imaginary (RI) stationary frame. The initial phase θ of the output voltage V_{grid} is locked using a phase-locked loop. The initial phase is used as a phase reference at the inverse transformation stage. The proportional and integral (PI) compensator is designed in the rotating frame with constant current reference ID_{ref} and IQ_{ref} . This generates the duty cycle control signals $Duty_Q$ and $Duty_D$. The next step is the inverse transform of the duty cycle signals from DQ frame to RI stationary frame. Finally, the duty cycle signals of the imaginary circuit are decoupled from the RI stationary frame and only the duty ratio of the real circuit is applied to the dc/ac inverter stage.

The decoupling process is done using the initial phase reference to discard the imaginary function being a $\cos(\omega t)$ or $\sin(\omega t)$, orthogonal at 90° phase shift, i.e., when the initial phase is a $\sin(\omega t)$, the $\cos(\omega t)$ of the imaginary circuit would be null, $[\cos(90^\circ)] = 0$ and $[\sin(90^\circ)] = 1$; hence, only the duty

ratio of the real circuit is applied. Equations (1) and (2) provide the definition of the rotating transformation matrix from the stationary frame to DQ rotating frame. Equations (3) and (4) show the inverse transformation from the DQ rotating frame back to RI stationary frame

$$T = \begin{bmatrix} \cos(\omega t) & \sin(\omega t) \\ -\sin(\omega t) & \cos(\omega t) \end{bmatrix} \quad (1)$$

$$\begin{bmatrix} X_D \\ X_Q \end{bmatrix} = T \begin{bmatrix} X_R \\ X_I \end{bmatrix} = T \begin{bmatrix} X_m \cos(\omega t + \phi) \\ X_m \sin(\omega t + \phi) \end{bmatrix} = X_m \begin{bmatrix} \cos \phi \\ \sin \phi \end{bmatrix} \quad (2)$$

Where

X_D and X_Q represent the inductor current and the capacitor voltage in the rotating frame. X_R and X_I are the real and the imaginary circuit variables, respectively. X_m is the peak value of the sinusoidal waveform, ϕ is the initial phase, and ω is the fundamental frequency

$$T_{inv} = T^T = \begin{bmatrix} \cos(\omega t) & -\sin(\omega t) \\ \sin(\omega t) & \cos(\omega t) \end{bmatrix} \quad (3)$$

$$\begin{bmatrix} X_R \\ X_I \end{bmatrix} = T_{inv} \begin{bmatrix} X_D \\ X_Q \end{bmatrix} = \begin{bmatrix} X_m \cos(\omega t + \phi) \\ X_m \sin(\omega t + \phi) \end{bmatrix} \quad (4)$$

The circuit model in RI stationary frame is depicted in Fig. 5. The average model of the real and the imaginary circuits can be obtained using the inductor current and the capacitor voltage of the LC output filter and can be expressed in (5) and (6)




Fig. 5. Average circuit model in the RI stationary frame.




fig.6 Equivalent circuit model in the DQ rotating frame

By applying the DQ transformation stated in (1) and (2) to (5) and (6) yield a circuit model in the rotating frame which is expressed as

$$\frac{d}{dt} \begin{bmatrix} I_D \\ I_Q \end{bmatrix} = \frac{V_g}{L} \begin{bmatrix} D_D \\ D_Q \end{bmatrix} - \frac{1}{L} \begin{bmatrix} V_D \\ V_Q \end{bmatrix} + \begin{bmatrix} 0 & \omega \\ -\omega & 0 \end{bmatrix} \begin{bmatrix} I_D \\ I_Q \end{bmatrix} \quad (7)$$

$$\frac{d}{dt} \begin{bmatrix} V_R \\ V_I \end{bmatrix} = \frac{1}{C} \begin{bmatrix} I_D \\ I_Q \end{bmatrix} - \frac{1}{Z-C} \begin{bmatrix} V_D \\ V_Q \end{bmatrix} + \begin{bmatrix} 0 & \omega \\ -\omega & 0 \end{bmatrix} \begin{bmatrix} I_D \\ I_Q \end{bmatrix} \quad (8)$$

The circuit model reflecting this transformation is depicted in Fig. 6. It is important to mention that the vector quantities expressed in (5) and (6) are time-variant, whereas the quantities in (7) and (8) are constant dc values. Hence, the design of the closed loop compensator to ensure the stability of the inverter system can be derived using the conventional method similar to dc/dc converters. This is realized in the next section.

IV. INVESTIGATION OF THE INVERTER STABILITY

To verify the seamless coexistence of the DAEF and the digital output current controller of the micro inverter, it is required to investigate the stability of the inverter. This can be achieved by deriving the open-loop TF of the micro inverter and using one of the stability criteria such as root-locus or gain-phase margin techniques. Furthermore, a compensator or a controller design is required to satisfy the stability conditions under different load and line variations. Design parameters of the microinverter are based on microinverter product, and are given as follows:




Fig. 7. Current control loop in continuous time.




Fig. 8. Corresponding discrete model of the current control

- 1) topology: first-stage buck–boost dc/dc converter and second-stage full-bridge dc/ac inverter;
- 2) input voltage $V_{in} = 30\text{--}50$ Vdc;
- 3) output Voltage $V_{out} = 240$ Vac max and output current $I_{out} = 1.25$ A;
- 4) switching frequency $F_s = 50$ kHz;
- 5) output filter components, $L = 500$ μ H and $C = 2.2$ μ F;
- 6) desired current-loop bandwidth $F_{bw} = 10$ kHz;
- 7) desired phase margin $PM = 30\text{--}90^\circ$.

The block diagram of the inductor current control loop in the s -domain and its corresponding digitized system are shown in Figs. 7 and 8, respectively. Four TFs are required to verify the system stability. These TFs are namely, the plant or the inverter $G_p(s)$, the decoupling TF resulting from the DQ transformation $G_d(s)$, the DAEF TF $G_{DAEF}(s)$, and the compensator $G_c(s)$ which needs to be designed to fulfill the stability requirement.

The open-loop TF for the system without the compensator can be written as

$$TF_{op} = K_m K_b G_d(s) G_p(s) G_{DAEF}(s) \quad (9)$$

where ,

K_m is the modulator gain; $K_m = 1/V_s$ and V_s is the peak value of the oscillator ramp signal. K_b is the plant dc gain, $K_b = V_{in} \max$. $G_p(s)$ is the plant TF, which is derived using (5) and (6) as follows:

$$sI_R(s) = \frac{V_g}{L} D_g - \frac{1}{L} V_R(s) \quad (10)$$

$$sV_R(s) = \frac{1}{C} I_R(s) - \frac{1}{Z-C} V_R(s) \quad (11)$$

$$I_R(s) = \frac{V_g \cdot D_g - V_R(s)}{s \cdot L} \quad (12)$$

$$V_R(s) = \frac{Z \cdot I_R(s)}{s \cdot Z \cdot C + 1} \quad (13)$$

Substituting (12) into (13) and including the modulator gain K_m and plant gain K_b , the control to output inductor current




Fig. 9. Control diagram of the DAEF.

TF can be obtained as

$$G_p(s) = \frac{K_m \cdot K_b \cdot V_g}{s^2 \cdot L \cdot C + s \frac{Z}{2} + 1} \quad (14)$$

The decoupling TF $G_d(s)$ is expressed as

$$G_d(s) = \frac{1}{s \cdot L + 1} \quad (15)$$

Finally, the TF of the DAEF is derived according to Fig. 9.

The closed-loop TF of the DAEF can be written as

$$G_{DAEF}(s) = \frac{1}{1 + K_1 K_2 H(s) D(s) L(s)} \quad (16)$$

where

K_1 is the injector gain, which is equal to -1 to digitally invert the sensed signal.

K_2 is the bits inversion algorithm implemented in the DSP device.

$H(s)$ is the Laplace transform TF of the high-pass filter and is given by

$$H(s) = \frac{s}{s + \omega_1} \quad (17)$$

Where ,

ω_1 is the corner frequency of the high-pass filter. $L(s)$ is the Laplace transform TF of the RC low-pass filter which is given by

$$L(s) = \frac{1}{1 + \frac{s}{\omega_z}} \quad (18)$$

Where

ω_2 is the corner frequency of the low-pass filter. $D(s)$ is the Laplace transform TF of the zero-order-hold (ZOH) ADC

where T is the ADC clock/sampling period.

The effect of the ZOH on the feedback loop is to increase the gain by a magnitude of $\sin \omega T/2$ and introduce a phase shift of $\omega T/2$, which is a negligible time delay. Substituting $H(s)$, $L(s)$, and $D(s)$ into (16) by (17)–(19), respectively, the closed-loop TF of the feedback diagram of Fig. 8 can be expressed as

$$G_{DAEF}(s) = \frac{(s + \omega_1)(s + \omega_2)}{s^2 + (\omega_1 + \omega_2)s + [\omega_1\omega_2 + \frac{K_1 K_2 \omega_2}{T}(1 - e^{-sT})]} \quad (20)$$

Therefore, by replacing $G_p(s)$, $G_d(s)$, and $G_{DAEF}(s)$ in (9) by (14), (15), and (20), respectively, the uncompensated control to-inductor current open-loop TF of the micro inverter system can be evaluated in MATLAB. The Bode plot of the open-loop uncompensated system TF is shown in Fig. 10. The plot exhibits an unstable system, with infinite phase margin and the -20 -dB slope is far from crossing the unity gain line (0-dB line). Hence, to satisfy the stability criteria, the system must be compensated.

V. COMPENSATOR DESIGN

As previously mentioned, the output current control in DQ frame converts the sinusoidal steady state into a dc steady-state operating point. This conversion allows the micro inverter compensator to be designed according to dc/dc converters design method. Using a digital redesign approach, a type III compensator is found to be adequate for this seventh-order control system (9) to achieve stability requirements and fast transient response is formulated in the s -domain using a conventional analog design method. The continuous-time TF is then converted into a discrete time using a bilinear approximation method. The digital compensator is finally implemented in an FPGA using descriptive language. In this section, only the design procedure in the s -domain is presented for the purpose to verify that the designed compensator can satisfy the stability criteria under different load and line conditions. The type III compensator is referred to as a double-pole double-zero compensation network because it introduces double zeros into the error amplifier compensation to reduce the steep gain slope above the double pole caused by the LC filter and its associated -180° phase shift. The circuit diagram of the type III compensator is shown in Fig. 11, and its TF is given by




Fig 11. Schematic diagram of the type III compensator.

$$G_C(s) = \frac{(1 + sR_2C_1)[1 + sC_3(R_1 + R_3)]}{sR_1(C_1 + C_2)(1 + sR_3C_3)(1 + sR_2\frac{C_1C_2}{C_1 + C_2})} \quad (21)$$

R_1 is arbitrarily chosen to be $10K$, so that the parameter values of the circuit can be evaluated using the K -factor method as follows:

$$K = \tan\left(\frac{M - P - 90^\circ}{4} + 45^\circ\right) \quad (22)$$

Where

M is the desired phase margin chosen as 45° . P is the phase shift of the converter at crossover frequency, which is equal to 92° according to Fig. 9

$$C_2 = \frac{1}{2\pi F_c G_{EA} R_1} = 15.2 \text{ pF} \quad (23)$$

$$C_1 = C_2 (K - 1) = 20 \text{ pF} \quad (24)$$

$$R_2 = \frac{\sqrt{K}}{2\pi F_c C_1} = 1.2 \text{ M}\Omega \quad (25)$$

$$R_3 = \frac{R_1}{K - 1} = 7.5 \text{ k}\Omega \quad (26)$$

$$C_3 = \frac{1}{2\pi F_c \sqrt{K} R_3} = 1.4 \text{ nF} \quad (27)$$

The type III compensator has a double zero located at a frequency f_z below F_c , and a double pole located at a frequency f_p above F_c given as

$$f_z = \frac{F_c}{\sqrt{K}} = 6.5 \text{ kHz} \quad (28)$$

$$f_p = F_c \sqrt{K} = 15.2 \text{ kHz} \quad (29)$$

The control-to-inductor current TF of the micro inverter system (30), including the compensator, is evaluated in MATLAB

$$TF_{\text{comp}} = K_m K_b G_d(s) G_p(s) F(s) G_c(s) \quad (30)$$

The Bode plot of the micro inverter compensated control system is shown in Fig. 12. It can be seen that the control system exhibits a gain margin of 28 dB and phase margin of 79° . These parameters are large enough in providing the desired stability of the closed-loop control system.

The Nyquist plot, including the time delay produced by the ZOH function, is shown in Fig. 13.

According to the Nyquist theorem, the net number of the encirclement N is equal to the number of zeros in the right half-plane (RHP) minus the number of open-pole poles P in the RHP; in other words

$$N = Z - P. \quad (31)$$

In the case of the micro inverter, the number of poles of the open-loop TF is $P = 0$, and the number of zeros in the RHP of the closed-loop TF is $Z = 0$; therefore, $N = 0$, which implies that the system is stable. This is shown in Fig. 13, where there is no encirclement of the -1 point. This also proves that the ZOH delay function is insignificantly low to have an impact on the system stability.




fig.10 Bode plot of the open loop un-compensated control system.




Fig. 11 Open Loop Phase & Gain Margin




Fig.12 closed loopPhase&GainMargin

num/den =

$$\frac{-200 s^2}{40000500 s^3 + 39999999804.0001 s^2 + 40000 s}$$

$$\frac{-1600000 s^2}{s^7 + 2.2042e-005 s^6 + 33.5979 s^5 + 420441.1332 s^4 + 906667166.2754 s^3 + 39999999890.6668 s^2 + 40000 s}$$

$$\frac{5.8e-010 s^2 + 4.8e-005 s + 1}{3.8e-015 s^3 + 7.3e-012 s^2 + 3.5e-007 s}$$

$$\frac{0.0232 s^4 + 1920 s^3 + 40000000 s^2}{-1.045e-028 s^{10} + 8.376e-020 s^9 + 1.2783e-013 s^8 + 1.8507e-009 s^7 + 1.8274e-005 s^6 + 0.15529 s^5 + 320.2651 s^4 + 140960 s^3 + 20000000.014 s^2}$$




Fig .13 Nyquist plot of closed loop transfer function

VI. EXPERIMENTAL RESULTS

The proposed FPGA-based digital controller has been tested on a 200-W grid-tied microinverter whose parameters were given in Section IV. The test setup is shown in Fig. 14. The microinverter unit is fed from a PV simulator to generate the specific power curve at maximum power point. The output of the microinverter is connected to the ac grid through an isolation transformer. The conducted emission testing run according to CISPR16-1 test setup and using CISPR22 standard limits.



Fig. 14. Conducted emissions test setup.

The first test was performed with the passive EMI filter designed into the dc-ac inverter. According to the results reflected in Fig. 15, an average peak of 35 dB μ V across the spectrum (0.15–30 MHz) can be observed with the highest peak of 42 dB μ V at 162 kHz.

The second round of testing was done without any filters in the microinverter unit, i.e., the passive EMI filter components were removed from the inverter unit. The resulting spectrum is shown in Fig. 16. An average peak of 50 dB μ V can be seen across the frequency spectrum with the highest peak of 58 dB μ V at around 1.8 MHz.




Fig. 15. Conducted emissions spectrum of the micro inverter with passive EMI filter..

This reflects the conducted EMI noise generated in the micro inverter that can be flown through the utility grid. The last measurement was conducted with the DAEF prototype connected to the ac side of the micro inverter unit with the passive EMI filter removed from the unit, in order to see the contribution of the proposed DAEF. The resulting EMC spectrum is depicted in Fig. 17. An average peak of 35 dB μ V across the spectrum is obtained with the highest peak of 43 dB μ V at 162 kHz is observed.



Fig. 16. Conducted emissions spectrum of the microinverter without EMI filters.




Fig. 17. Conducted emissions spectrum of the microinverter with DAEF installed.

As can be observed, in Figs. 15 and 17, the EMI attenuation performance of the DAEF prototype can match or outperform the one with the passive EMI filter. Furthermore, this confirms the viability of the proposed DAEF to replace the conventional passive EMI filter to save space and decrease the power losses in the inverter, therefore increasing the power efficiency of the microinverter.

VII. CONCLUSION

This paper proves the feasibility of replacing the conventional analog passive EMI filter by the DAEF in a solar grid-tied microinverter. In addition, the DAEF has been implemented concurrently with the inverter digital controller in an FPGA-based design. The TF of the micro inverter control system has been derived and analyzed using the DQ reference frame modeling technique. The stability of the micro inverter with the proposed digital controller has been verified and a compensator has been designed accordingly using the digital redesign approach. Compared with the conventional analog EMI suppression techniques, the size of the DAEF is not proportional to the power ratings of the converter; this means no bulky capacitor and oversized EMI choke need to be used. While providing matching or better EMI attenuation performance, significant reduction of the size, cost, and space of the overall power converter PCB can be achieved, hence further reducing power losses and increasing overall efficiency of the inverter.

REFERENCES

[1] M. Calais, J. Myrzik, T. Spooner, and V. G. Agelidis, "Inverters for singlephase grid connected photovoltaic systems—An overview," in *Proc. IEEE Power Electron. Spec. Conf.*, 2002, vol. 2, pp. 1995–2000.
[2] C. Meza, J. J. Negroni, F. Guinjoan, and D. Biel, "Inverter configurations comparative for residential PV-grid connected systems," in *Proc. 32nd Annu. Conf. IEEE Ind. Electron.*, Nov. 6–10, 2006, pp. 4361–4366.

[3] H. Haeberlin, "Evolution of inverters for grid connected PV-systems from 1989 to 2000," in *Proc. 17th Eur. Photovoltaic Solar Energy Conf.*, Munich, Germany, Oct. 22–26, 2001, pp. 426–430.
[4] X. Weidong, N. Ozog, and G. W. Dunford, "Topology study of photovoltaic interface for maximum power point tracking," *IEEE Trans. Ind. Electron.*, vol. 54, no. 3, pp. 1696–1704, Jun. 2007.
[5] C. Meza, J. J. Negroni, F. Guinjoan, and D. Biel, "Inverter configurations comparative for residential PV-grid connected systems," in *Proc. IEEE32nd Annu. Conf. Ind. Electron.*, Nov. 6–10, 2006, pp. 4361–4366.
[6] C. Rodriguez and G. A. J. Amaratunga, "Long-lifetime power inverter for photovoltaic AC modules," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2593–2601, Jul. 2008.
[7] B.-D. Min, J.-P. Lee, J.-H. Kim, T.-J. Kim, D.-W. Yoo, and E.-H. Song, "A new topology with high efficiency throughout all load range for photovoltaic PCS," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4427–4435, Nov. 2009.
[8] B. Sahan, A. N. Vergara, N. Henze, A. Engler, and P. Zacharias, "A singlestage PVmodule integrated converter based on a low-power current-source inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2602–2609, Jul. 2008.
[9] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep.–Oct. 2005.
[10] Q. Li and P. Wolfs, "A review of the single phase photovoltaic module integrated converter topologies with three different DC link configurations," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1320–1333, May 2008.
[11] R. Gules, J. De Pellegrin Pacheco, H. L. Hey, and J. Imhoff, "A maximum power point tracking system with parallel connection for PV stand-alone applications," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2674–2683, Jul. 2008.
[12] W. Xiao, A. Elnosh, V. Khadkikar, and H. Zeineldin, "Overview of maximum power point tracking technologies for photovoltaic power systems," in *Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc.*, 2011, pp. 3900–3905.
[13] K. Mainali and R. Oruganti, "Conducted EMI mitigation techniques for switch-mode power converters: A survey," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2344–2356, Sep. 2010.
[14] Y. Maillet, R. Lai, S. Wang, F. Wang, R. Burgos, and D. Boroyevich, "High-density EMI filter design for DC-fed motor drives," *IEEE Trans. Power Electron.*, vol. 25, no. 5, pp. 1163–1172, May 2010.
[15] G. M. Dousoky, M. Shoyama, and T. Ninomiya, "FPGA-based spreadspectrum schemes for conducted-noise mitigation in DC–DC power converters: Design, implementation, and experimental investigation," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 429–435, Feb. 2011.
[16] X. Ming, Z. Chen, Z.-K. Zhou, and B. Zhang, "An advanced spread spectrum architecture using pseudorandom modulation to improve EMI in class D amplifier," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 638–646, Feb. 2011.
[17] S. Johnson and R. Zane, "Custom spectral shaping for EMI reduction in high frequency inverters and ballast," *IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1499–1505, Nov. 2005.
[18] Z. Dongbing, D. Y. Chen, and F. C. Lee, "An experimental comparison of conducted EMI emissions between a zero-voltage transition circuit and a hard switching circuit," in *Proc. 27th Annu. IEEE Power Electron. Spec. Conf.*, Jun. 23–27, 1996, vol. 2, pp. 1992–1997.