

Performance Improvement of Low Power Double Tail Comparator in UDSM CMOS Technology

N.Bhuvaneshwari,¹V.Gowrishankar,²Dr.K.Venkatachalam

¹PG Scholar, Department of ECE, Velalar College of Engineering and Technology, Erode, Tamilnadu

²Assistant Professor, Department of ECE, Velalar College of Engineering and Technology, Erode, Tamilnadu

³Professor, Department of ECE, Velalar College of Engineering and Technology, Erode, Tamilnadu

Department of ECE, Velalar College of Engineering and Technology, Erode, Tamilnadu

Abstract: In this paper, we present a performance comparison of dynamic comparators. As delay is directly correlated with the submicron scaling, we investigate the performance of the above comparators in terms of delay and Power-Delay Product (PDP). PDP gives the average energy dissipated by the comparator for a single comparison. Simulation results using Tanner EDA revealed better performance of High Speed Dynamic Comparator (HSDC) compared to conventional clocked comparators in 180nm, 250nm and 350nm technologies. Implementation results reveal that high speed dynamic comparator has energy dissipation compared to the best of the designs used for comparison in 180nm technology, when operated at 50 MHz.

Keywords: Ultra Deep Sub Micrometer (UDSM), Dynamic Comparator, Flash ADCs, Common Mode Voltage.

I. INTRODUCTION

Nowadays high speed devices like High speed ADCs, Comparator became of great importance. And for these high speed applications, a major thrust is given towards low power methodologies. Minimization in power consumption in these devices can be achieved by moving towards smaller feature size processes. However, as we move towards smaller feature size processes, the process variations and other non idealities will greatly affect the overall performance of the device. The performance limiting blocks in such ADCs are typically inter-stage gain amplifiers and comparators. The power consumption, speed takes major roll on performance measurement of ADCs.

Comparators are known as 1-bit analog to digital converter and for that reason they are mostly used in large abundance in A/D converter. The basic functionality of a CMOS comparator is used to find out whether a signal is greater or smaller than zero or to compare an input signal with a reference signal and outputs a binary signal based on comparison. Many high speed ADCs, such as flash ADCs, require high-speed, low-power comparator. Due to high speed,

low power consumption, high input impedance and full-swing output dynamic latched comparators are very attractive. They use positive feedback mechanism with one pair of back-to-back cross coupled inverters (latch) in order to convert a small input-voltage difference to a full-scale digital level in a short time. Designing high-speed comparators suitable to be operable in low supply voltages is a more challenging work.

Many techniques, such as supply boosting methods [2] that can handle higher supply voltages have been developed to meet low-power design challenges. These are effective but introduces reliability issues in CMOS technologies. Two power-saving schemes namely the current-controlled latch sense amplifier and static power-saving input buffer (SPSIB) for high-performance VLSIs with a large-scale memory and many interface signals were described by Kobayashi et al [7]. A CMOS latch-type voltage sense amplifier was designed with a separated input and cross-coupled stage [4]. Based on Blalock [8] approach, a 1-bit quantizer for sub-1V $\Sigma\Delta$ modulators was proposed by Maymandi-Nejad and Sachdev [9].

A comparator with a modified latch [2] is different from the conventional circuit by replacing a new latch for low power supply voltage operation (i.e.) for supply voltages down to 0.65V for 65nm technology. This latch is helpful in low power supply voltage operation. A low power, low voltage Successive Approximation Analog-to-Digital Converter (SAR ADC) design based on supply boosting technique is proposed in [3]. SBT is suitable for mixed-signal circuit designed for energy limited applications and systems in where supply voltage is in the order of threshold voltages of the process. Many researches contribute in analyzing the performance of the dynamic comparators. Random decision errors are analyzed in the dynamic comparators using LPTV (Linear Periodically Time Varying) model [5]. A method to estimate the input referred noise in fully dynamic regenerative comparators leveraging a reference architecture is proposed in [10]. The effect of load capacitor mismatch on the offset of a regenerative latch comparator is analyzed in [11].

Kickback noise reduction by neutralization technique is investigated by Figueiredo and Vital [12] and offset cancellation by body voltage adjustment using low-power simple analog control feedback circuit without any additional capacitive loading at the comparator output is investigated by Babayan-Mashhadi and Lotfi [13]. A novel balanced method is proposed to facilitate the evaluation of operating points of transistors in a dynamic comparator in [14], making it possible to obtain an explicit expression for offset voltage in dynamic comparators.

II. DYNAMIC COMPARATOR DESIGNS

Conventional dynamic [7] and double-tail comparators [4], [1] are clocked regenerative comparators which are useful in high speed ADCs like flash ADC because of their fast decision making capability due to strong feedback loop in the regenerative latch. The analyses presented in literature investigate the performance of the comparators in terms of noise [10], offset [11], [13] and [14], random decision errors [5] and kick back noise [12]. Since delay is directly correlated with the submicron technology, we investigate the performance of the above comparators in terms of delay using different technology files.

A. Conventional Dynamic Comparator

Kobayashi et al. (1993) [7] proposed a latch type dynamic comparator and is shown in Fig.1 (two cross-coupled inverters).It has high input impedance, rail-to-rail output swing and there is no static power consumption. There exists an indirect influence of the parasitic capacitances of the input transistors (larger gate area for lower offset) to the output nodes and, thus, influences switching speed. The novelty of the Kobayashi’s design is the use of a sleep transistor (Mtail) which establishes the path from VDD to GND only when the circuit is active and the design operates in two phases to produce an output.

a) Reset phase:In reset phase CLK=0, sleep transistor Mtail is OFF, and reset transistors (M7–M8) will be ON and pull both output nodes Outn and Outp to VDD to define a start condition and to have a valid logical level during reset.

b) Comparison phase:In the second phase i.e., comparison phase CLK=VDD, sleep transistor Mtail is ON and transistors M7 and M8 are OFF. The output voltages (Outp, Outn), which had been pre-charged to VDD, start to discharge in this phase with different discharging rates depending on the corresponding input voltage (INN/INP). Assuming the case where VINP>VINN, Outp discharges faster than Outn, hence when Outp (discharged by transistor M2 drain current), falls down to VDD–|Vthp| before Outn (discharged by transistor M1 drain current), the corresponding pMOS transistor (M5) will turn on initiating the latch regeneration caused by back-to-back inverters (M3, M5 and M4, M6). Thus, Outn pulls to VDD and Outp discharges to ground. If VINP<VINN, the circuits works vice versa. The expression for the delay of the conventional dynamic comparator is obtained as

$$t_{delay} = t_0 + t_{latch} = 2 \frac{C_L}{I_{tail}} |V_{thp}| + \frac{C_L}{g_{m,eff}} \ln \left(\frac{V_{DD}}{4|V_{thp}|\Delta V_{in}} \sqrt{\frac{I_{tail}}{\beta_{1,2}}} \right) \tag{1.1}$$




Fig. 1 Schematic Diagram of the Conventional Dynamic Comparator

B. Conventional Double-Tail Dynamic Comparator

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 3 , Issue 4 , April 2014

Shinkel et al. (2007) [4] proposed a double-tail dynamic comparator which has a separate input-gain stage and output-latch stage and is shown in Figure 2. The grouping of input and output stages as two different stages made this comparator to have a lower and more stable offset voltage over a wide common-mode voltage (V_{cm}) range and to operate at reduced supply voltage.

It is because by controlling the sizes of the tail transistors (M_{tail1} and M_{tail2}) of the input and output-stage in such a way that a small tail current for the differential input pair can obtain a long integration time and a better gm/ID ratio for a bigger gain (hence, less offset voltage) and a large tail current for the output latch-stage for fast regeneration, sooner can get high speed and low offset voltage with less dependence on V_{cm} .

Since this comparator requires both signals for its operation, a high synchronization between and is required because the second stage has to detect the voltage difference between the differential outputs of the first gain stage at very limited time. If a simple inverter is used to generate , it inserts an additional load on the clock generator. If is lagging , it results in increased delay and if is leading , it results in increased power dissipation due to existence of short circuit current path M_{tail2} to $M7/M8$ through $MR1/MR2$ and it can even increase the latch offset voltage if the device mismatch between $M7$ and $M8$ is significant.

Similar to Kobayashi et al.'s (1993) design Shinkel et al's (2007) comparator has two phases of operation viz., reset phase and comparison phase, to compare the inputs.

a) Reset phase: In this phase $CLK=0$, M_{tail1} , and M_{tail2} are OFF, transistors $M3-M4$ pre-charge fn and fp nodes to VDD , which in turn causes transistors $MR1$ and $MR2$ to discharge the output nodes to ground.

b) Comparison Phase : In this phase $CLK = VDD$, M_{tail1} and M_{tail2} turn on, $M3-M4$ turn off and voltages at nodes fn and fp start to drop with the rate defined by $IM_{tail1}/C_{fn}(p)$ and on top of this, an input-dependent differential voltage $\Delta V_{fn}(p)$ will build up. The intermediate stage formed by $MR1$ and $MR2$ passes $\Delta V_{fn}(p)$ to the cross coupled inverters and

also provides a good shielding between input and output, resulting in reduced value of kickback noise.

However in Shinkel et al's (2007) comparator both intermediate transistors will be cut-off, (since fn and fp nodes both discharge to the ground) and thus, during reset phase, these nodes have to be charged from ground to VDD , which leads to high power consumption.

The expression for the delay of the conventional double tail comparator is obtained as

$$t_{delay} + t_{latch} = 2 \frac{V_{Thn}}{I_{tail2}} C_{Lout} + \frac{C_{Lout}}{g_{m,eff}} \ln \left(\frac{V_{DD}/2}{\Delta V_o} \right) + 2 \frac{V_{Thn}}{I_{tail2}} C_{Lout} + \frac{C_{Lout}}{g_{m,eff}} \ln \left(\frac{V_{DD} I_{tail2}^2}{8 V_{Thn}^2 C_{Lout} g_{mR1.2} g_{m1.2} \Delta V_{in}} \right) \quad (1.2)$$




Fig. 2 Schematic Diagram of the Conventional Double Tail Comparator

C. High Speed Double-Tail Dynamic Comparator

Samaneh Babayan-Mashhadi and Reza Lotfi (2013) [1] proposed a high speed energy efficient double-tail dynamic comparator. Due to the better performance of double-tail

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 3 , Issue 4 , April 2014

architecture in low-voltage applications, Samaneh Babayan-Mashhadi and Reza Lotfi design incorporates double-tail in its architecture.

The main idea of this comparator is to increase $\Delta V_{fn}/fp$ in order to increase the latch regeneration speed. For this purpose, two control transistors (Mc1 and Mc2) have been added to the first stage in parallel to M3/M4 transistors but in a cross-coupled manner as shown in Figure 3.

The design operates in two phases to compare the two inputs viz., Reset Phase and Comparison Phase.

a) Reset phase : In reset phase (CLK=0, Mtail1 and Mtail2 are OFF, avoiding static power), M3 and M4 pulls both fn and fp nodes to VDD, hence transistor Mc1 and Mc2 are cut off. Intermediate stage transistors, MR1 and MR2, reset both latch outputs to ground.


b) Comparison Phase : In this phase (CLK=VDD, Mtail1, and Mtail2 are ON), transistors M3 and M4 turn OFF. Furthermore, at the beginning of this phase, the control transistors are still OFF (since fn and fp are about VDD). Thus, fn and fp start to drop with different rates according to the input voltages. Suppose $V_{INP} > V_{INN}$, thus fn drops faster than fp, (since M2 provides more current than M1). As long as fn continues falling, the corresponding pMOS control transistor (Mc1 in this case) starts to turn on, pulling fp node back to the VDD; and another control transistor (Mc2) remains off, allowing fn to be discharged completely.

The total delay of the proposed comparator is achieved from

$$\begin{aligned}
 t_{delay} &= t_0 + t_{latch} \\
 &= 2 \frac{V_{Thn} C_{Lout}}{I_{tail2}} + \frac{C_{Lout}}{g_{m,eff} + g_{m1,2}} \cdot \ln \left(\frac{V_{DD}/2}{\Delta V_0} \right) \\
 &= 2 \frac{V_{Thn} C_{Lout}}{I_{tail2}} + \frac{C_{Lout}}{g_{m,eff} + g_{mR1,2}} \\
 &\quad \times \ln \left(\frac{V_{DD}/2}{4V_{Thn} |V_{Thp}| \frac{g_{mR1,2}}{I_{tail2}} \frac{g_{m1,2} \Delta V_{in}}{I_{tail1}} \exp \left(\frac{G_{m,eff} t_0}{C_{L,fn(fp)}} \right)} \right) \quad (1.3)
 \end{aligned}$$

1) Static Power Eliminated version (HSDC -SPEV): To overcome the issue of direct current path from VDD to ground two nMOS switches below the input transistors [Msw1 and Msw2] and is shown in Fig. 4. At the beginning of the decision making phase, due to the fact that both fn and fp nodes have been pre-charged to VDD (during the reset phase), both switches are closed and fn and fp start to drop with different discharging rates. As soon as the comparator detects that one of the fn/fp nodes is discharging faster, control transistors will act in a way to increase their voltage difference.

Suppose that fp is pulling up to the VDD and fn should be discharged completely, hence the switch in the charging path of fp will be opened (in order to prevent any current drawn from VDD) but the other switch connected to fn will be closed to allow the complete discharge of fn node.



(a)

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 3 , Issue 4 , April 2014




Fig. 3 Schematic diagram of the High Speed Double Tail Comparator
(a) Main idea (b) Final Structure

In other words, the operation of the control transistors with the switches emulates the operation of the latch.

The novelty of the design is that it has high speed compared to the conventional double-tail dynamic comparator [4] due to high initial output voltage difference (ΔV_0) and Effective transconductance (g_{meff}).

III. RESULT ANALYSIS

Transient simulation of the conventional dynamic comparator [7], conventional double-tail comparator [4] and High speed Energy efficient double-tail comparator [1] were performed using mentor graphics with 180nm sub-micron technology file.

The pMOS and nMOS transistors in the circuits are sized to satisfy its drive capability. In order to measure the delay at the output nodes, CLK signal is set as the reference. The delay at the output nodes (Outn and Outp) are measured with respect to the clock. The parameters used for the simulation are: $\Delta V_{in}=5mV$, $V_{cm}=0.7V$, $V_{DD}=0.8V$, $V_{INN}=0.6975V$ and $V_{INP}=0.7025V$ with the rise and fall time of the clock maintained equal and is kept at 1ns. Here the results of the existing comparators in terms of delay, power and PDP are shown in TABLE I for the frequency of 50MHz. It is seen

from TABLE I that the delay of the HSDC is lower better compared to Kobayashi's [7] and Shinkel et al's [4] designs respectively. This is because the HSDC enhances the speed by Enhancing the latch output voltage difference at time t_0 i.e., (ΔV_0) and by Enhancing the latch effective transconductance ($g_{m,eff}$).

TABLE I.
SUMMARY OF THE COMPARATOR PERFORMANCE

Comparators	Transistor Count	Input offset Voltage (mw)	Dynamic Power Dissipation (μw)	Propagation Delay ps/dec	Speed
Conventional Dynamic Comparator	9	7.89	19	940	900MHZ
Conventional double Tail Comparator	12	7.91	10.2	358	1.8GHZ
Proposed Comparator	16	7.8	9	294	2.4GHZ

The enhanced speed of the HSDC design shows better delay reduction compared to conventional dynamic comparators. The number of transistors is more in the high speed energy efficient design compared to the conventional designs.

IV. CONCLUSION

A performance comparison of existing clocked dynamic comparators in different scaling technologies is carried out in this brief. As high speed and minimum energy dissipation are the main criteria in day to day portable applications, we performed an extensive delay analysis of the comparators mentioned in literature. Experimental evaluation of the existing comparator designs shows that the HSDC design show better delay reduction compared to conventional dynamic comparator designs. The analysis reveals the suitability of HSDC designs for high speed ADCs like flash ADC used in portable devices.

REFERENCES

[1] Samaneh Babayan-Mashhadi and Reza Lotfi, "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator" *IEEE Trans. on VLSI systems*, (yet to be published).
 [2] B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 11, pp. 810-814, Nov. 2009.

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 3 , Issue 4 , April 2014

- [3] S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS," *Int. J. Analog Integr. Circuits Signal Process.*, vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [4] D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 314–315.
- [5] J. Kim, B. S. Leibowitz, J. Ren, and C. J. Madden, "Simulation and analysis of random decision errors in clocked comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1844–1857, Aug. 2009.
- [6] B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier," *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [7] T. Kobayashi, K. Nogami, T. Shioto, and Y. Fujimoto, "A current controlled latch sense amplifier and a static power-saving input buffer for low-power architecture," *IEEE J. Solid-State Circuits*, vol. 28, no. 4, pp. 523–527, Apr. 1993.
- [8] B. J. Blalock, "Body-driving as a Low-Voltage Analog Design Technique for CMOS technology," in *Proc. IEEE Southwest Symp. Mixed-Signal Design*, Feb. 2000, pp. 113–118.
- [9] M. Maymandi-Nejad and M. Sachdev, "1-bit quantiser with rail to rail input range for sub-1V $\Delta\Sigma$ modulators," *IEEE Electron.Lett.*, vol. 39, no. 12, pp. 894–895, Jan. 2003.
- [10] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
- [11] A. Nikoozadeh and B. Murmann, "An analysis of latched comparator offset due to load capacitor mismatch," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 12, pp. 1398–1402, Dec. 2006.