Reversible Multiplier – A Review

Mandeep Kaur¹, Harpreet Singh², Chakshu Goel³
PG student, Dept. of ECE, ShaheedBhagat Singh State Technical Campus, Ferozepur, Punjab, India¹
PG student, Dept. of ECE, ShaheedBhagat Singh State Technical Campus, Ferozepur, Punjab, India²
Assistant Professor, Dept. of ECE, ShaheedBhagat Singh State Technical Campus, Ferozepur, Punjab, India³

ABSTRACT: Increasing demand for reduction in power dissipation in digital computer system has led to new mode of computation for digital design giving birth to reversible computing. Its main aim is low power dissipation in logical elements but can have some other advantages like error prevention and data security. In present-day, reversible logic has brought out to be an optimistic computing model having applications in low power CMOS, nanotechnology, quantum computing and DNA computing. This paper presents reviews about various purposed schemes used to design a reversible multiplier. The reversible multipliers are optimized in terms of total quantum cost, number of ancillary inputs, number of garbage outputs and hardware complexity.

KEYWORDS: Reversible logic gate, Reversible logic circuit, Reversible multiplier, Quantum computing, Nanotechnology.

I. INTRODUCTION

The usual general-purpose computing system is logically irreversible unavoidably generate heat. The inputs are not generalized from the outputs in irreversible logic. During any computation the intermediate bits used to compute the final results are erased. Hence, information loss causes energy dissipation in computing system was demonstrated by R. Landauer in the year 1960. According to Landauer’s [1] principle, a computer must dissipate at least $kT\ln 2$ of energy (about $3 \times 10^{-21}$ J at room temperature) for each bit of information is erased, where $k = 1.3806505 \times 10^{-23} \text{m}^2\text{kg} \text{s}^{-2} \text{K}^{-1}$ is Boltzman constant and $T = 273.16$ K is absolute temperature. Gordon. E. Moore [2] in 1965 predicted that the number of transistors onto a chip will double every 18 months. According to Moore’s law as the number of components on the chip increases the power dissipation also increases rapidly. Hence power dissipation has become an important issue in integrated circuits. In 1973, C. Bennett [3] revealed that the reversible logic circuits would not loose $kT\ln 2$ joules of energy as outputs can be recovered from inputs. Bennett showed that the computations that are performed on classical machine can be performed with the same efficiency with less power dissipation on the reversible machine. The research on the reversibility was started in 1980’s based on Bennett’s concept. Shor [4] in 1994 did a remarkable research work in creating an algorithm using reversibility for factorizing large numbers with better efficiency than the classical computing theory. After his work on reversible computing has been started in different fields such as quantum computing, low power CMOS design and nanotechnology.

II. RELATED WORK

Because of extensive use of multipliers in computer system, several reversible circuits for implementing multipliers have been purposed. Reversible multiplier is a computing device, used to multiply two binary numbers by the use of reversible adders. The basic multiplication process involves computing a set of partial products, and then summing the partial products together.

In 2008, Haghparast et al. [5] have introduced a reversible multiplier structure. The design uses an array of 16 Peres gates for the generation of partial products and then addition of partial products is accomplished by adder designed with combination of Peres gate and HNG gate. In the same year, Shams et al. [6] purposed the similar design with the Peres gates for the partial product generation and MKG for the addition at final stage of multiplication.
In year 2010, a new design for reversible 4×4 multiplier is proposed by H.R. Bhagyalakshmi et al. [7]. It consists of three sections for multiplication; additional is fan-out circuit along with partial product generator and additional circuits. In year 2012, M. Z. Moghadam et al. [8] proposed two approaches to design the ultra-area-efficient multiplier, in which partial product generation is carried out with Peres and Toffoli gates respectively. The number of garbage outputs are reduced when partial products are generated with Peres gate and Toffoli gate.

III. REVERSIBLE GATES

A reversible logic gate is an n-input, n-output device with one-to-one mapping [3], which helps to retrieve the inputs from the outputs and vice versa. The main challenges for the reversible logic are reducing the power dissipation, reducing number of gates, delay and quantum cost.

1. The Reversible logic:

   The n-input and k-output Boolean function \( f(a_1, a_2, a_3, \ldots, a_n) \) is called reversible function if:
   
   i. Mapping is one-to-one between input vector and output vector.
   ii. The number of inputs is equal to number of outputs.
   iii. Fan-out and feedback are not permitted.

2. Basic Definitions Related To Reversible Logic:

   (i) Quantum Cost: The Quantum Cost refers to the cost of the circuit in terms of the cost of primitive gates (number of gates composed the circuit). The quantum cost of NOT gate (1×1) is 0 and that of any 2×2 gate (CNOT or Feynman gate) is 1.[11]
   
   (ii) Constant Inputs / Ancillary Inputs: Ancillary/constant inputs can be defined as the inputs to be retained at constant value of ‘0’ or ‘1’ in order to generate the given logical function.[9]
   
   (iii) Garbage Outputs: The garbage outputs are additional outputs in the reversible logic circuit that maintain the reversibility logic but do not perform any useful operation.[10]. The following formula shows relation between Garbage Output and Ancillary Inputs:

\[
\text{Input (n)} + \text{Constant/Ancillary Input} = \text{Output (k)} + \text{Garbage Output}.
\]

   (iv) Total Logical calculations: The total logical calculation [10] is another term in reversible logical circuits, which indicates the XORs, NOTs and ANDs. Total Logical calculations are represented by the (L). Here \( \alpha = \) number of XORs, \( \beta = \) number of ANDs and \( \delta = \) number of NOT gates.

3. Basic Reversible Logic Gates:

   An n-input and n-output function \( f_n \) is said to be reversible if and only if there is a one-to-one [2] correspondence between the inputs and the outputs. An NxN reversible logic gate can be represented as follows:

\[
I_{\text{vector}} = (I_1, I_2, I_3, \ldots, I_n)
\]

\[
O_{\text{vector}} = (O_1, O_2, O_3, \ldots, O_n)
\]

Where \( I_{\text{vector}} \) and \( O_{\text{vector}} \) are input and output vectors respectively. In reversible logic gates, number of inputs(n) are equal to number of outputs(n). In this section we review the Reversible logic gates.

(i) Feynman Gate: Feynman gate is 2×2 reversible gates[11], called as CNOT (Controlled NOT) gate. It is widely used as fan-out purposes. Quantum cost for Feynman gate is 2. The total logical calculations of this gate is; \( T = 1\alpha \).

![Symbol of Feynman gate and its quantum representation](image-url)
The input and output vectors of 2×2 Feynman gate are as follows:

\[ I_{vector} = (A, B) \]
\[ O_{vector} = (X = A, Y = A \oplus B) \]

(ii) Toffoli Gate: Toffoli gate is also called as CCNOT (Controlled Controlled NOT) gate is a 3×3 reversible gate[12]. TG is a universal reversible gate. If the target input (C) is set to '0', then the gate will perform AND operation. Quantum Cost for Toffoli gate is 5. The total logical calculations of this gate are; \( T = 1\alpha + 1\beta \).

![Fig. 3. Symbol of Toffoli gate and its quantum representation](image)

The input and output vectors of 3×3 Toffoli gate is:

\[ I_{vector} = (A, B, C) \]
\[ O_{vector} = (X = A, Y = B, Z = AB \oplus C) \]

(iii) Peres Gate: Peres gate is a new 3×3 Toffoli gate[13]. Quantum Cost for Peres gate is 4. Due to less quantum cost, it is used to implement several logic functions. Peres gate can be used as half adder, and a two-input AND gate. The total logical calculations for Peres gate are \( T = 2\alpha + 1\beta \).

![Fig. 4. Symbol of Peres gate and its quantum representation](image)

The input and output vector of 3×3 Peres gate:

\[ I_{vector} = (A, B, C) \]
\[ O_{vector} = (X = A, Y = A \oplus B, Z = AB \oplus C) \]

(iv) HNG Gate: HNG is 4×4 reversible gates. HNG can singly work as reversible full adder [5]. Thus QC of HNG full adder is minimum possible QC for a full adder design. (QC=6). The total logical calculations for TSG gate is \( 5\alpha + 2\beta \).

![Fig. 7. Symbol for HNG and its quantum representation](image)

The inputs and outputs vectors of HNG gate are as follows:

\[ I_{vector} = (A, B, C, D) \]
(v) **TSG Gate:** TSG is a 4×4 reversible gate. The TSG gate is capable of implementing all Boolean functions and can also work as reversible full adder [15]. The total logical calculations for TSG gate are $6\alpha + 3\beta + 3\delta$.

![TSG Gate Diagram](image)

The inputs and outputs vector of TSG gate are as follows:

- Input vector: $(A, B, C, D)$
- Output vector: $(X=A, Y=A'C' \oplus B', Z=(A'C' \oplus B') \oplus D, U=(A'C' \oplus B') \oplus D(AB \oplus C)$

(vi) **MKG Gate:** MKG is a 4×4 reversible logic. It can also singly work as a reversible full adder [5]. Quantum cost for MKG gate is 13. The total logical calculations for MKG gate are $5\alpha + 3\beta + 3\delta$.

![MKG Gate Diagram](image)

The inputs and outputs vectors of MKG gate are as follows:

- Input vector: $(A, B, C, D)$
- Output vector: $(X=A, Y=C, Z=(A'D' \oplus B') \oplus C, U=(A'D' \oplus B').C \oplus (AB \oplus D)$

### IV. Quantum Computing Theory

Quantum gate are defined based on quantum computing theory. Quantum gates act on small units of quantum data, called qubits (Quantum bits). The qubit state $(q)$ is superposition of 0 and 1 state, is denoted by $|\text{0}\rangle$ and $|\text{1}\rangle$, respectively [16]. The qubit state represents as:

$$q = \alpha |0\rangle + \beta |1\rangle$$

where $\alpha$ and $\beta$ are two complex numbers and $|\alpha|^2 + |\beta|^2 = 1$.

When the complex numbers $\alpha = 1$ and $\beta = 0$, the case corresponds to the binary state ‘0’. Similarly when the complex numbers $\alpha = 0$ and $\beta = 1$, the case responds to the binary ‘1’. All the combinations of $\alpha$ and $\beta$ are not basis binary (0 or 1). So, a qubit is described by two dimensional vectors, represents as [17]:

$$q = \alpha |0\rangle + \beta |1\rangle$$
The effect of quantum gates on quantum state can be explained by vector operations, where the quantum gates are represented by unitary matrix. A generalized 2-qubit controlled U gate is shown in fig. 9. Its unitary matrix is represents as follows:

\[
\text{Controlled } U = \begin{pmatrix}
1 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 \\
0 & 0 & u_{11} & u_{12} \\
0 & 0 & u_{21} & u_{22}
\end{pmatrix}
\]

(ii)

Fig.9. Controlled U gate

Two well known quantum gates are V and \( \mathcal{V} \) [17]. The gate V, named as square root of NOT or Controlled NOT gate. In Controlled-V gate, when the controlled input (A) is ‘0’, the data output remains same as its data input B. But the data output becomes V(input) when the controlled input becomes ‘1’.

\[
V = \begin{pmatrix}
0 & 1 \\
1 & 0
\end{pmatrix}
\]

(iii)

\( \mathcal{V} = 1 - i \begin{pmatrix}
1 & 1 \\
1 & 1
\end{pmatrix} \)

(iv)

The properties of V and \( \mathcal{V} \) gates are given as follows:

\[
V \times V^\dagger = \text{NOT} \quad (v)
\]

\[
V^\dagger \times V = I = \begin{pmatrix}
1 & 0 \\
0 & 1
\end{pmatrix} \quad (vi)
\]

V. DIGITAL MULTIPLIER

Reversible multiplier is a digital circuit, used to multiply two or more binary numbers. Multiplication is laboriously used arithmetic operations in many computational units. It is necessary for a processor to have high speed multiplier. So, now a day reversible multipliers are in demand. The basic cell for multiplier is a full adder. The multiplier design has two segments which work sequentially:

Segment 1: Partial Product generation

Segment 2: Addition of Partial Products generated in segment 1. The operation of 4×4 multiplier is depicted in fig.8.

1. Partial Product Generator: Partial product of an nxn multiplier requires nxn 2-input AND operation. 2-input AND operations can be realized by using reversible gates. As it is not permissible to have a fan-out of a gate, so we have to use reversible gate to produce replications of signals.

2. Addition of partial products: Addition of partial products can be done by any of the digital adder according to the circuit requirement. Reversible gates adders are used for addition purpose. Full adder and half adders can also be in use if the computations are for small values. For designing nxn multiplier, we need n(n-2) full adder and n half adders. Different adders along with the different parameters are shown in the table:

<table>
<thead>
<tr>
<th>0×</th>
<th>1×</th>
<th>2×</th>
<th>3×</th>
<th>P7</th>
<th>P6</th>
<th>P5</th>
<th>P4</th>
<th>P3</th>
<th>P2</th>
<th>P1</th>
<th>P0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x_3 x_2 x_1 x_0</td>
<td>x_3 y_3</td>
<td>x_2 y_2</td>
<td>x_1 y_1</td>
<td>x_0 y_0</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>carry</td>
<td>x_3 y_3</td>
<td>x_1 y_1</td>
<td>x_0 y_0</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td>_</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig.8. Partial products in 4×4 multiplication.
Comparison Study of various reversible multipliers:

<table>
<thead>
<tr>
<th>Multiplier</th>
<th>Quantum Cost</th>
<th>No. of Ancillary inputs</th>
<th>No. of Garbage outputs</th>
<th>No.of gates</th>
<th>Total Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>M.Z.Moghadam, K.Navi (Design I) [8]</td>
<td>136</td>
<td>36</td>
<td>28</td>
<td>32</td>
<td>196</td>
</tr>
<tr>
<td>M.Z.Moghadam, K.Navi (Design II) [8]</td>
<td>144</td>
<td>28</td>
<td>24</td>
<td>28</td>
<td>196</td>
</tr>
<tr>
<td>Haghparast et al. [5]</td>
<td>140</td>
<td>28</td>
<td>28</td>
<td>28</td>
<td>196</td>
</tr>
<tr>
<td>Bhagyalakshmi and venkatesha [7]</td>
<td>152</td>
<td>52</td>
<td>52</td>
<td>52</td>
<td>244</td>
</tr>
<tr>
<td>Haghparast et al. [6]</td>
<td>152</td>
<td>52</td>
<td>52</td>
<td>52</td>
<td>256</td>
</tr>
<tr>
<td>Islam et. al. [21]</td>
<td>144</td>
<td>28</td>
<td>52</td>
<td>52</td>
<td>290</td>
</tr>
<tr>
<td>Banerjee and pathak [20]</td>
<td>168</td>
<td>76</td>
<td>50</td>
<td>80</td>
<td>298</td>
</tr>
<tr>
<td>Thapliyal and Srinivas [19]</td>
<td>234</td>
<td>58</td>
<td>58</td>
<td>53</td>
<td>345</td>
</tr>
</tbody>
</table>

In 2006, Thapliyal and Srinivas [19] proposed a reversible multiplier, using TSG gates. Total quantum cost for multiplier was 345. Many researchers then after proposed multiplier using different reversible gates. Quantum cost further reduced to 244 by a new improved design proposed by H.R. Bhagyalakshmi [5] in 2010. In year 2012, a design is proposed by M.Z.Moghadam et al. This design reduces the quantum cost to 196 by the use of TG [12] and PG[13] gates for the partial product generation.

VI. APPLICATIONS

Reversible computing is used in areas which require high energy efficiency, speed and performance. It includes the areas like:

- Design of low power arithmetic and data path for digital signal processing (DSP).
- Low power CMOS design.
- DNA Computing
- Quantum Computer
- Computer Graphics
- Nanotechnology
- FPGA in CMOS Design

VII. CONCLUSION

Reversible multiplier can be designed with the different logical designs purposed in conventional combinational and sequential logic with the aim to improve the performance of computational units. To improve the performance, the main measures in designing an efficient reversible logic multiplier are: Number of gates, Number of garbage outputs, Number of ancillary inputs, total quantum cost and total logical calculations.

REFERENCES


10.15662/ijareeie.2014.0310057
International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014


