Figure 7: Schematic of sample and hold circuit.