Fig 3. Hardware Circuit Diagram of New Multilevel inverter