Fig. 1 block diagram of a communication system using a DPLL for the generation of a clock signal