Figure 1:
State diagram of cache controller.
