Figure 12: Simulation result of 12 bit full adder