Figure 3: Top level view of complete interleaver address generator