Fig.2 a
Transistor diagram of a C2MOS Latch-MUX
