Simulation
Fig.2c Simulation output for 2 bit SISO using C2MOS latch -MUX