

# 2GHZ PLL Frequency Synthesizer for Zigbee Applications

Rajesh A. Dabhi, , Bharat H. Nagpara,

Student, Department of ECE, C. U. Shah College of Engineering and Technology, Wadhwan city, Gujarat, India.

Professor, Department of ECE, C. U. Shah College of Engineering and Technology, Wadhwan city, Gujarat, India.

**ABSTRACT:** - A low power 2GHz PLL frequency synthesizer for Zigbee/IEEE 802.15.4 applications is presented. The current starve VCO is used to decrease power consumption and to improve noise characteristic of the synthesizer. The Synthesizer employs a 1 MHz fully programmable divider with an improved TSPC 2/3 prescaler, a novel bit-cell for the programmable counters and PFD, charge pump and passive loop filter to reduce the PLL reference spurs. The PLL consumes a power of 1.026mW at 1 V power supply with the programmable divider consuming only 613.39  $\mu$ W. The phase noise of the VCO is  $-44.77$ dBc/Hz at 1 MHz offset. Measured results show that the frequency tuning range is 2.46GHz-2.541GHz and the locking time is 4 $\mu$ s. The synthesizer is design and simulated on Tanner EDA Tool using 45nm CMOS process technology with supply voltage 1 V.

**KEYWORDS:** Phase locked loop (PLL), True Single Phase Clocked (TSPC), Voltage control oscillator (VCO), Phase frequency detector (PFD), Tanner Tool.

## I. INTRODUCTION

ZigBee is an emerging short distance wireless communication technology. It is mainly used for short range, low power consumption and low transfer rate data applications [1] [2]. As an important part of ZigBee wireless communication radio frequency chip, the power consumption of frequency synthesizers occupies a large part of the total consumption of ZigBee chip. The design of low power frequency synthesizer is one of the challenges in Zigbee wireless communication system. This paper proposes a low power CMOS integrated 2GHz PLL frequency synthesizer. The current starve VCO is used to decrease power consumption and to improve noise characteristic of the synthesizer.

The paper is organized as follows: section II, presents some details on the synthesizer architecture. In section III, the simulation results of the PLL implementation are shown and discussed. Conclusions are given in the last section.

## II. THE SYNTHESIZER ARCHITECTURE

### A. Proposed Synthesizer Architecture

The block diagram of the proposed PLL Frequency synthesizer is shown in Figure.1 [10], [11]. It is N-integer architecture, it comprises one, phase-frequency detectors (PFD), and charge pump (CP), a passive low pass loop filter, current starve VCO, a fully programmable dual-modulus frequency divider with Programmable counter and swallow counter.



Fig.1 Block diagram of PLL Frequency Synthesizer

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014

## B.Phase Frequency Detector (PFD).

It consists of two edge triggered D flip flops with their D inputs tied to logic 1 and a AND Gate in the reset path. In reset path NAND, NOR gate can be used. PFD compare Ref signal and Div signal. Generate three sequential logic states for controlling Charge Pump. Fig.2 shows the PFD using AND gate. The circuit consists of two edge triggered D flip flops DFF which is resettable, with their D inputs tied to logic 1 and a AND Gate in the reset path [8]. The Ref and Div serve as clocks of the flip flops. Suppose the rising edge of Ref leads that of Div, then UP goes to logic high. UP keeps high until a low to high transition occurs on Div. Because UP and DN, are AND, so Reset goes to logic high and resets the PFD into the initial state.




Fig.2 AND Gate based PFD

The PFD is a state machine with three states. When Ref leads Div, the UP output is asserted on the rising edge of Ref. and UP signal goes high.




Fig 3. (a) Simulation result when REF lead DIV

In the second case, ref signal is lagging Div signal. In this DN pulse represents the difference between the phases of two clock signals.




Fig 3. (b) Simulation result when DIV lead REF

In the third case, Ref signal is in phase with Div signal, which is shown in Fig. 3(c). In this case, the loop is in locked state and short pulses will be generated on the up and DN outputs.

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014




Fig 3. (c)Simulation result when REF = DIV

Figure 3 (a),(b),(c) simulation result of PFD

### C. Charge Pump

A charge pump is three state designs. It takes two inputs out from the PFD and outputs a DC current or voltage. The charge pump consists of two current sources and the output of the charge pump drives the low pass filter. The charge pump either charges or discharges a capacitor with voltage or current pulses. A filter is used to limit the rate of change of the capacitor voltage, and the result is a slowly rising or falling voltage that depends on the frequency difference between the PLL output voltage and the reference frequency. The VCO increases or decreases its frequency of operation as the control voltage is increased or decreased. Following figure 4 shows the charge pump [10].




Fig.4 (a) Tri-state and (b) charge pump outputs of the PFD

### D.LOOP FILTER

The design of the loop filter is the principle tool in selecting the bandwidth of the PLL. A PLL without a loop filter result in a 1<sup>st</sup> order system. First order system is rarely used as they offer little noise suppression. Since higher order loop filters offer better noise cancelation, loop filters of order 2 and more are used in critical applications, such as in the case of frequency synthesizer. The purpose loop filter is to convert the charge pump current  $I_{cp}$  into a voltage controlled signal  $V_{ctrl}$ , to filter the alternating current component and to suppress the noise.




Fig. 4 Loop filter

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014

Figure 5(a) shows simulation result when Ref signal is leading Div signal. In this DN pulse represents the difference between the phases of two clock signals.it increase charge pump current in such a way that it increase VCO oscillation.




Figure 5(a) Simulation result when REF lead DIV

Figure 5(b) shows simulation result when Ref signal is lagging Div signal. In this DN pulse represents the difference between the phases of two clock signals.it decrease charge pump current in such a way that it decrease VCO oscillation.




Figure 5(b) Simulation result when DIV lead REF

## E. Current Starved VCO.

VCO is a frequency modulated oscillator whose instantaneous output frequency is directly proportional to its control voltage .A ring oscillator can be smoothly integrated in a standard CMOS process without taking extra processing steps because it does not require any passive resonant element compare to CMOS LC-tank oscillator. In this work 5-stage CMOS inverter forms a closed path with positive feedback [10]. The schematic of the whole VCO is shown in fig 1.Voltage control oscillator have a CMOS inverter circuit as shown in figure2.This inverter circuit is connected to current sources M3 and M4 that limit the current available to the inverter. The currents in MOSFETs M1 and M2 are mirrored in each inverter stage.

The oscillation frequency of the current-starved VCO for N (an odd number > 5) of stages is

$$f_{osc} = \frac{1}{N(t_1 + t_2)} = \frac{I_D}{N \cdot C_{tot} \cdot VDD}$$

Which is fcenter (@VinVCO = VDD/2 and ID = IDcenter)

Schematic of current starved VCO is shown in figure 6.with 5 stage.

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014




Figure 6. Current Starved VCO

## Simulation Result of Current Starved VCO

The transient analysis of current starved VCO is shown in figure 6.1. For input control voltage,  $V_{invc}$ , equal to 0.50mV, an output frequency of 2.4GHz has been obtained. The input control voltage is varied from 0.1V to 1V, in steps of 0.5V, and output Frequency is observed.




Figure 6.1 Waveform of VCO

The measured tuning range of the VCO is 5.23MHz to 5098MHz. As shown in figure 6.2 the plot of the input control voltage versus the output oscillation frequency. It shows that 2.4GHz frequency is obtain at  $V_{invc}$  equal 0.50mV.




Figure 6.2 Graph of  $V_{invc}$  V/S Frequency

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014

## F. Programmable Frequency Divider

The Programmable frequency divider consists of a dual-modulus prescaler (DMP), a programmable (P) counter and a swallow (S) counter. The dual-modulus prescaler is based on both synchronous and asynchronous divider which scales the input frequency to a lower frequency to ease the complexity of asynchronous resettable modulo-P and modulo-S counters. In this technique, S input pulses are swallowed in the preceding arrangement such that the output period becomes longer by S reference periods. In the initial state, the modulus control (MC) signal remains at logic '0' and allows the DMP to operate in the divide-by-(N+1) mode and the programmable P-counter and swallow S-counter are loaded to their initial states. Since P > S, the S-counter reaches the final state earlier than P-counter and the end-of-count logic of the S-counter changes the MC to logic '1' allowing the DMP to switch to divide-by-N mode where the P-counter counts the remaining (P-S) input periods of 'N'. Thus the total division ratio is given by

$$F_{out} = ((N+1)S + N(P-S)) / fin = (NP+S) / fin$$

From the circuit topology view point, prescaler and presettable counters are often implemented using different logic families, owing to their different speed specifications and a level shifter is required after the DMP to compensate different voltage rails. The basic programmable frequency divider architecture is shown in figure 7.




Figure7. Programmable Frequency Divider Architecture

Figure 7.1 Shows simulation result of Programmable Frequency Divider. VCO output frequency is 2.4GHz which is divided by programmable frequency divider and divide frequency by 2400 hence Div frequency is 1MHz.

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014




Figure7.1 simulation result of Programmable Frequency Divider

### III. SIMULATIONS RESULTS OF THE SYNTHESIZER

The synthesizer has been simulated by using 45nm CMOS technology. The complete synthesizer draws 1.026 mW from a 1V voltage supply.

Figure 8.1 shows simulation result for P=71, S=1, Reference frequency is 1MHz and frequency division ratio is 2400 .VCO output Frequency observed is 2.44GHz



Figure8.1 simulation result for P=71,S=1,Ref=1MHz

# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014

Figure 8.3 shows simulation result for P=71, S=31, Reference frequency is 1MHz and frequency division ratio is 2431 .VCO output Frequency observed is 2.54GHz



Figure8.2 simulation result for P=7,S=31,Ref=1MHz

## VI. CONCLUSION

A fully integrated synthesizer has been presented for Bluetooth application. The design has been simulated in a standard 45nm CMOS technology. The VCO generates a center frequency at 2.4GHz at Vinco of 0.53V approximately. The PLL settles in approximately 4μs, generates frequencies from 2.44 to 2.54GHz in steps of 1MHz. The measured phase noise is -44.77 dBc/Hz at 1 MHz offset and the power consumption is 1.026 mW

TABLE I  
Comparative Analysis of Synthesizer

Parameters	Result of current work	Results Reported in [1]		Results Reported in [2]	Results Reported in [3]	Results Reported in [4]
Technology	45nm	45nm	65nm	90nm	0.35μm	0.180μm
Supply voltage	1V	1.1V	1.2V	-	3.3V	1.2V
Frequency Rang.	2.46-2.54GHz	1.2 -2.4 GHz	3.5 – 5GHz	0.432GHz	2.4-2.479GHz	2.17-2.24GHz
Lock Time	4μs	-	-	-	100μs	-
Ref. Frequency	1MHz	2MHz	0.2MHz	27MHz	1MHz	1MHz
Phase Noise	-44.77dBc/Hz	-95dBc/Hz @ 1MHz	-119dBc/Hz @ 1MHz	-102dBc/Hz	-128dBc/Hz @ 3MHz	-112.77dBc/Hz
Power Dissipation	1.026mw	5.4mw	1.2mw	7mw	32.6mw	1.85mw



# International Journal of Innovative Research in Computer and Communication Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 5, May 2014

## REFERENCES

1. Seok-Ju Yun, Kwi-Dong Kim, and Jong-Kee Kwon "A Low-Spur CMOS PLL Using Differential Compensation Scheme". ETRI Journal, Volume 34, Number 4, August 2012.
2. Te-Wen Liao, Jun-Ren Su, and Chung-Chih Hung, "Ring-VCO Based Low Noise and Low Spur Frequency Synthesizer", IEEE, pp.1861-1864, 2013.
3. Sehmi Saad, Mongia Mhiri, Aymen Ben Hammadi, "A CMOS 0.35- $\mu$ m, 3.3-V PLL Synthesizer for Bluetooth Transmitter", International Conference on Design & Technology of Integrated Systems in Nanoscale Era, IEEE 2012.
4. C. C. Boon 1, M. Vamshi Krishna 2, "A 1.2 V 2.4 GHz Low Spur CMOS PLL Synthesizer with a gain boosted Charge Pump for a Batteryless Transceiver", IEEE International Symposium on Radio-Frequency Integration Technology, pp.222-224, .
5. Fatemeh Talebi1, Hassan Ghafoorifard1, Samad Sheikhaei, Sajjad Shieh Ali Saleh "A Low Phase Noise Ring-VCO Based PLL Using Injection Locking for ZigBee Applications". SciRes. Circuits and Systems, 2013, 4, 304-315
6. Jin He , Jiankang Li , Lei Wang , Dan Lei Yan 1, Yong- Zhong Xiong 1 "A Fully Integrated 20-GHz Frequency Synthesizer in 0.13- $\mu$ m BiCMOS". ICSIC 2012
7. Cao Shengguo, Yang Yuqing, Tan Xi, Yan Na, and Min Hao, "A 5 GHz CMOS frequency synthesizer with novel phase-switching prescaler and high-Q LC-VCO". Journal of Semiconductors., Vol. 32, August 2011.
8. Raj Nandini, Himadri Singh Raghav, B.P. Singh. "Comparison of Phase Frequency Detectors by Different Logic Gates". IJITEE., p, ISSN: 2278-3075, Volume-2, Issue-5, p. 151-153, April 2013.
9. Don P John, "High Frequency 32/33 Prescalers Using 2/3 Prescaler Technique". IJER, ISSN: 2248-9622, Vol. 3, Issue 4, pp.655-661, Jul-Aug 2013.
10. Qinqing Cao, Zhiqun Li. "Design of a Low Power 2GHz CMOS Frequency Divider for WSN Applications". IEEE- 2012.
11. Vamshi Krishna Manthena, Manh Anh Do, Chirn Chye Boon, and Kiat Seng Yeo. "A Low-Power Single-Phase Clock Multiband Flexible Divider". IEEE transactions on vlsi system, vol. 20, no. 2, pp.376-380, February 2012.
12. Intissar Toihria, Rim Ayadi, Mohamed Masmoudi, "Design of an Effective Charge Pump-Phase Locked Loops Architecture for RF Applications". IJCA, Volume 74- No.3, July 2013.
13. Huimin Liu, Xiaoxing Zhang, Yujie Dai , Yingjie Lv. "Low Power CMOS High Speed Dual-Modulus 15/16 Prescaler for Wireless Communications". IEEE- Third International Conference on Communications and Mobile Computing, pp.397-400, 2011.
14. Haijun Gao, Lingling Sun and Jun Liu. "Pulse swallow frequency divider with idle DFFs automatically powered off". ELECTRONICS LETTERS , Vol. 48 No.11, 24<sup>th</sup> May 2012.
15. R. Jacob Baker. "CMOS circuit design, layout, and simulation". Second Edition 2002, ISBN-978-81-265-2037-4.
16. Sung-mo kang, Yusuf leblabici. "CMOS digital integrated circuit analysis and design". 3<sup>rd</sup> Edition.

## BIOGRAPHY

**Mr. Rajesh A. Dabhi** received the Degree in Electronics and Communication Engineering from Saurashtra University, Rajkot & pursuing M.E. Degree in Electronics and Communication Engineering from Gujarat Technological University, Ahmedabad.

**Mr. B.H. Nagpara** received the Degree in Electronics and Communication Engineering from Saurashtra University, Rajkot & M.E. Degree in Electronics and Communication Engineering from Gujarat Technological University, Ahmedabad. Currently he is working as an Assistant Professor in Electronics & Communication at C.U. Shah University, Wadhwan city. His interests are in Digital System Design using VLSI/CMOS Technology, Analog and Mixed mode Designs.