



> (An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 8, August 2014

A Greedy Heuristic Algorithm for Flip-Flop Replacement Power Reduction in Digital Integrated Circuits

C.N.Kalaivani¹, Ayswarya J.J²

Assistant Professor, Dept. of ECE, Dhaanish Ahmed College of Engineering, Chennai, Tamilnadu, India¹

PG Student [Applied Electronics] Dept. of ECE, Dhaanish Ahmed College of Engineering, Chennai, Tamilnadu, India²

ABSTRACT: Power consumed by clocking has taken a major part of the whole design circuit. This paper proposed that reducing the power consumption and area by replacing some flip flops with fewer multi-bit flip-flops without affecting the performance of the original circuit. Various techniques are proposed. First to identify those flip-flops that can be merged. Next a combination table is built to enumerate all possible combinations. Finally, those flip-flops are merged in hierarchical manner. Besides the power reduction minimizing the total wire length is also considered. According to the experimental results clock power can be reduced by 20-30% and the running time can also be reduced

KEYWORDS: Clock power reduction, merging, wire length, replacement, multi-bit flip-flop.

I.INTRODUCTION

A clock system and a logic part consumes dominant Part of the total chip power by 20–45%. In this clock system power, 90% is consumed by the flip-flops [1]. This is due to the high switching activity.

$$P_{clk} = C_{clk} V^2 ddf_{clk} \tag{1}$$

Where *Pclk is* clock power, *fclk* is the clock frequency, *Vdd* is the supply voltage, and *Cclk* is the switching capacitance included in the gate capacitance of flip-flops.

During clock tree synthesis, less number of flip-flops means less number of clock sinks. Thus the resulting clock network would have smaller power consumption and uses less routing resource. The total power is reduced by replacing the 2 bit flip-flops with two 1-bit flip-flops since the two flip flops consume the same clock. However the locations of some flip-flops would be changed after this replacement and thus the wire-lengths of nets connecting pins to a flip-flop are also changed.

Single-bit flip-flop can be reviewed before using the multi bit flip-flop. Figure 1.1 shows an example of single-bit flip-flop. A single-bit flip-flop has two latches (Master latch and slave latch). The latches need "Clk" and "Clk" signal to perform operations, shown in Figure 1.



Fig. 1: Single-Bit Flip-Flop



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 8, August 2014

In order to have better delay from Clk-> Q, regenerate "Clk" from "Clk". There are two inverters in the clock path. Figure 2 shows an example of merging two 1-bit flip-flops into one 2-bit flip-flop. Each 1-bit flip-flop contains two inverters, master-latch and slave-latch. Due to the manufacturing rules, inverters in flip-flops tend to be oversized.



Fig. 2: Merging flip-flops

As the process technology advances into smaller geometry nodes, the minimum size of clock drivers can drive more than one flip-flop. Merging single-bit flip-flops into one multi-bit flip-flop can avoid duplication inverters and lowers the total clock dynamic power consumption.

II. LITERATURE SURVEY

1) P. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R.L.Allmon, "Post placement power optimization with Multi Bit Flip- Flop," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 676–686, May 2012.

Concept:

Replacing several one bit flip flop with one Multi Bit Flip Flop to reduce the total area and dynamic power and it can be reduced up to 50%.

Disadvantage:

Windows optimization technique is larger so that flip flop can perform slowly .

2) D. Duarte, V. Narayanan, and M. J. Irwin, "Power aware placement," in *Proc. IEEE VLSI Comput. Soc. Annu. Symp.*, Pittsburgh, PA, Apr. 2005, pp. 52–57.

Concept:

Focuses on calculating the idle period of different flip flop and inserting the gating logic into netlist to achieve the total power by 25.3%.

Disadvantages:

The net switching power can be achieved by 25.4 % and then wirelength can also be reduced.

3) H. Kawagachi and T. Sakurai, "Impact of technology scaling in the clock power," in VLSI Circuits Dig. Tech. Papers Symp., Jun. 2003, pp. 97–98.

Concept:

Increase the flexibility that covers the clock distribution and clock generation circuit to consume total power by 40%. **Disadvantage:**

Clock skew problem can be reduced by 30%.

4)W. Hou, D. Liu, and P.-H. Ho, "Automatic register banking for low power clock trees," in *Proc. Quality Electron. Design*, San Jose, Mar. 2010, pp. 647–652

Concept:

Replacing some flip flop with multibit flip flop without affecting the performance and total wire length can be minimized by 20-30%.



(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 8, August 2014

Disadvantage:

Using dual bit flip flop to save the clock power in 11 .22% and the replacement of flip flop during switching rate is 10.43%.

5) Y. Cheon, P.-H. Ho, A. B. Kahng, S. Reda, and Q. Wang, "High performance microprocessor design," in *Proc. Design Autom. Conf.*, Jun. `1998, pp. 795–800.

Concept:

Focuss on high frequency design to achieve high performance and to improve the complexity of the circuit. **Disadvantage:**

In single supply voltage system reduce the clock power 25.45 %, and in multiple supply voltage system the clock power can be reduced by 26.15 %.

III.PROPOSED ALGORITHM

The Design flow can be roughly divided into three stages. First to use the combination table to combine all possible combinations of flip-flops. The difficulty of this problem is to repeatedly search a set of flip-flops that can be replaced by a new multi-bit flip-flop. However as the number of flip-flops in a chip increases dramatically the complexity would increase exponentially which makes the method impractical. To handle this problem more efficiently and to get better results, the following flowchart were used. The figure 3 shows the various approaches used in the algorithm.



Fig. 3: Flow chart of proposed method

1) To facilitate the identification of mergeable flip- flops transform the coordinate system of cells. In this way the memory used to record the feasible placement region can also be reduced.

2) To avoid wasting time in finding impossible combinations of flip-flops, first build a combination table before actually merging two flip-flops. For example, if a library only provides three kinds of flip-flops which are 1-, 2-, and 3-bit first to separate the flip-flops into three groups. Therefore the combination of 1- and 3-bit flip-flops is not considered since the library does not provide the type of 4-bit flip-flop.

3) Partition a chip into several sub regions and perform replacement in each sub region to reduce the complexity. However, this method may degrade the solutions quality. To resolve the problem use a hierarchical way to enhance the result

A. Region partition to identify the mergeable flip-flop

To reduce the complexity, first divide the whole placement region into several sub-regions and then by using the combination table replace the flip-flops in each other sub- region. Then several sub-regions are combined into a larger sub-region and the flip-flops are replaced again so that those flip-flops in the neighboring sub-regions can be replaced further. Finally those flip-flops with pseudo types are deleted in the last stage as it is not provided by the supported library.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 8, August 2014



Fig. 4: Region partition with six bins in one sub-region

B. Replacement of flip-flop

After a combination has been built do the replacements of flip-flops according to the combination table. First flipflops below the combinations corresponding to their types in the library were linked. Then for each combination \mathbf{n} in \mathbf{T} , serially merge the flip-flops linked below the left child and the right child of \mathbf{n} from leaves to root. Based on its binary tree to find the combinations associated with the left child and right child of the root. Hence the flip-flops in the lists named left and lright, linked below the combinations of its left child and its right child are checked. Then for each flip-flop \mathbf{f} \mathbf{i} in lleft the best flip-flop fbest in lright which is the flip-flop that can be merged with \mathbf{f} \mathbf{i} with the smallest cost recorded in cbest, is picked. For each pair of flip-flops the combination cost is computed and they can be merged with the smallest cost as chosen. Finally add a new flip-flop \mathbf{f} in the list of the combination \mathbf{n} and remove the picked flip-flops which constitutes the \mathbf{f} . For example, given a library containing three types of flip-flops (1-, 2-, and 4bit), first to build a combination table \mathbf{T} as shown in Figure5.



Fig. 5: Replacements of flip-flops.

The above figure says that

- (a) Sets of flip-flops before merging.
- (b) Two 1-bit flip-flops, f1 and f2, are replaced by the 2-bit flip-flop f3.
- (c) Two 1-bit flip-flops, f4 and f5, are replaced by the 2-bit flip-flop f6.
- (d) Two 2-bit flip-flops, f7 and f8, are replaced by the 4-bit flip-flop f9.
- (e) Two 2-bit flip-flops, f3 and f6, are replaced by the 4-bit flip-flop f10.
- (f) Sets of flip-flops after merging.

In the beginning, the flip-flops with various types are, respectively, linked below n1, n2, and n3 in T according to their types. Suppose to form a flip-flop in n4 which needs two 1-bit flip-flops according to the



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 8, August 2014

combination table then each pair of flip-flops in n1 are selected and checked to see if they can be combined .If there are several possible choices the pair with the smallest cost value is chosen to break the tie.

C. Combination table and merging flip-flop

Finally add a new flip-flop \mathbf{f} in the list of the combination n and remove the picked flip-flops which constitutes the \mathbf{f} . Pseudo type is an intermediate type which is used to enumerate all possible combinations in the combination table \mathbf{T} , then to remove the flip-flops belonging to pseudo types. Thus after the above procedures have been applied de-replacement and replacement functions are performed if there exists any flop-flops belonging to a pseudo type is shown in figure 6



Fig. 6 : The combination table and merging

The figure says that

(a) Initialize the library L and the combination table T.

(b) Pseudo types are added into L, and the corresponding binary tree is also build.

(c) New combination n3 is obtained from combining two n1s. (d) New combination n4 is obtained from combining n1 and n3.

(e) New combination n6 is obtained from combining n1 and n4. (f) Last combination table is obtained after deleting unused combination in (e).

For example, if there still exists a flip-flop, fi, belonging to n3 after replacements in Fig (Fig. Last combination table is obtained after deleting the unused combination), then to de-replace fi into two flip-flops originally belongs to n1. After de-replacing, the replacements of flip-flops according to \mathbf{T} without consideration of the combinations whose corresponding type is pseudo in \mathbf{L} were built

10.15662/ijareeie.2014.0308076 www.ijareeie.com



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 8, August 2014

IV. COMPARISON TABLE FOR VARIOUS METHODS

This table specifies the various implementation of flip-flop to optimize the power and to achieve the net switching activity. Although the drivers are very wide devices it was found that for all technologies the share of the clock power that is due to leakage is at most 2.5%. Technology optimizations and dynamic runtime techniques forleakage reduction will become standard for clock power and will remain a major contributor to the total system power.

Implementation	Description	Motivation
Post Placement Power Optimization	Progressive Windows Based Optimization	Reduce The Power & Interconnecting Wire length
Power Aware Placement.	Register clustering & net weighting	Reduced area &wire length
Impact Of Technology Scaling	Scaling interconnect & impact of leakage	Reduced leakage power
Flip-Flop Merging And Relocation	Net Switching technique	Switching rate less &save clock power
Clock Power Using Multibit Flip-flop	Three phase algorithm	Reduced power single & multiple supply voltage system
Clock Power Flip-Flop For Future Soc Applications	CDMFF + CPSFF Proposed in LCPTFF	Reduced power &area
A Low-Swing Clock Double-Edge Triggered Flip-Flop	LCDFF performed charging &discharging Technique	Saving power in flip-flop operation & clock network

CONVENTIONAL CONDITIONAL DATA MAPPING D FLIP-FLOP

In conditional data mapping flip-flop (CDMFF) uses only s e v e n clocked transistors, r e s u l t i n g in about 50% reductions in the number of clocked transistors. This shows the effectiveness of reducing clocked transistor numbers to achieve low power. The figure 7 shows the circuit diagram for CDMFF



Fig. 7: Circuit diagram of CDMFF



(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 8, August 2014

In a Conventional D flip-flop part of the clock energy is consumed by the internal clock buffer to control the transmission gates.

CLOCKED PAIR SHARED FLIP-FLOP DESIGN

To ensure efficient and robust implementation of low power sequential element propose a Clocked Pair Shared flip-flop to use less clocked transistor than CDMFF and to overcome the floating problem in CDMFF. The figure 8 shows the block diagram of CPSFF



Fig. 8: Circuit diagram of CPSFF

By reducing the no of transistor count the overall switching delay, power, and area consumption can be reduced. LOW POWER CLOCKED PASS TRANSISTOR FLIP- FLOP Low Power Clocked Pass Transistor flip-flop design shows much less power & Area constraints than the Existing two Flip-Flop designs. LCPTFF will be having very less clock delay when compared to all other circuits.



Fig. 9: Circuit diagram of LCPTFF

Туре	Power	Area
	Consumption	Consumption
Conventional CDMFF	0.45mW	270µm ²
Design		
Clock Pair Share Flip-Flop (CPSFF)	15.232µW	225 µm ²
Proposed Design (LCPTFF)	9.581 μW	84 μm ²

Table 1: Comparison table for Power and Area



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 8, August 2014

IV.SIMULATION RESULTS

Jirex XPower - [D_EET_FF]			
file Edit View Tools Window	Help		
🖬 💀 • 🖙 - 🖓 😂 🗸	1 2 10		
sign:	C:/Xiliax/AYSWARYA/D BIT FF.acd		
	D_BIT_FF.pcf		
	2s50etq144-6		
ta version:	PRELIMINARY,v1.0,07-31-02		
ower and Datasheet may have asurements of real designs wit	some Quiescent Current differences. This is due to the fa h active functional elements reflecting real world design s	eet that the quiescent numbers in XP cenarios.	'ower are based o
	Power summary:	I(mA)	P(mW)
	Power summary: Total estimated power consumption:	I(nA)	P(mW) 32
	Power summary: Total estimated power consumption: Vccint 1.80V:	I(mA)	P(mW) 32 25
	Power summary: Total estimated power consumption: Vecint 1.80V: Vecn33 3.30V:	I(mA) 14 2	P(mW) 32 25 7
	Power summary: Total estimated power cosumption: Vecint L80V: Veci3 J.30V: Clocks:	I(mA) 14 2 3	P(mW) 32 25 7 6
	Power summary: Total estimated power cossumption: Vecint 1.30V: Veca33 3.30V: Clocks: lapute:	I(mA) 14 2 3 1	P(mW) 32 25 7 6 2
	Power summary: Total estimated power cocomplian: Vecial J.30%: VecaJJ.30%: Clockai Inputs: Logie:	I(mA) 14 2 3 1 0	P(mW) 32 25 7 6 2 0
	Parer summary: Total satianted power consumption: Veciat 1.30V: Veces3 3.33V: Clocka: Ioputs: Logie: Outputs:	I(mA) 14 2 3 1 0	P(mW) 32 25 7 6 2 0
	Parer summary: Total estimated power consumption: Versit 1.30V: Versit 3.33V: Chelas Inputs: Logie: Outputs: Vers33	I(mA) 14 2 3 1 0 0	P(mW) 32 25 7 6 2 0 0
	Peer sommity: tal solinated oper communities: Veront J.80%: Veront J.80%: Clacks: Span: Clacks: Span: Output: Output: Veront J.80%: Span:	I(mA) 14 2 3 1 0 0 0	P(mW) 32 25 7 6 2 0 0 0 0
	Perer semantity: Versite LaBAY: Versite LaBAY: Versite LaBAY: Checks: Lapates: Lapates: Lapates: Versita LaBAY: Quiescust Versita LaBAY:	R(mA) 14 2 3 1 0 0 0 0	P(mW) 32 25 7 6 2 9 0 0 0 18
	Porer summy: Table claused power companying Verant J. BWY: Verant J. BWY: Verant J. SWY: Clauber: Lagie: Organit: Verant J. Quiescent Verant J.BWY: Quiescent Verant J.BWY:	R(mA) 14 2 3 1 0 0 0 10 2	P(mW) 32 25 7 6 2 9 0 0 0 0 18 7

FOR D BIT FLIP-FLOP

Xilinx Mapping B	leport File for Design 'D_BIT_FF'
Design Informati	ion
Command Line : E:/ AYWWARYA ise -p xc2s100e- D_BIT_FF.ngd D_B Target Device : Target Package : Target Package : Target Speed : Mapper Version : Mapped Date :	 C:\IIIInibialut)app.exe -ise SC:\IIIInibialut)app.exe -ise sqlff-7 -cm area -pr b -k t -c 100 -tx off -o D BIT FF pap.nod IT FF.pct xufsable : tqlfft -7 : sparamle {Rerision: 1.34 t : for the 10 SetSH12 002
Design Support	
Number of errors	s: 0
Number of warnin	ugs: O
Logic Utilizatio	10.
Logic Distributi	ion:
Number of SI	lices containing only related logic: 0 out of 0 0%
Number of Sl	lices containing unrelated logic: 0 out of 0 0%
*See NOT	TES below for an explanation of the effects of unrelated logic
Number of bon	when 100s: 4 out of 98 4%
TOB FITD F	1005: 4
Number of GCL	AG: 100001 4 254
lotal equivalent	;gate count lor design: 34
ed)	83.5
liz	82.7
ma	81.9
or %	81.1
Z)	80.3
Ver	79.5
2	70.7
Ъ	0 5 10
	Number of FFs
	in single region (10^4)
	(a)





(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 8, August 2014

FOR S BIT FLIP-FLOP

Command Line : C:\Xilinx\bin\nt	bas.exe -ise			
E:/ AVSWARYA / PROFECT / PROCESS	ED/CHV0189MULTIBIT	FF/TEST/TEST.1	se -int	style
ise -p xc2s100e-tg144-7 -cm area	-pr b -k 4 -c 100 -tx	off -o S BIT I	F1 map	.ncd
S BIT FF1.ngd S BIT FF1.pcf				
Target Device : xc2s100e				
Target Package : tg144				
Target Speed : -7				
Mapper Version : spartan2e \$Re	vision: 1.34 \$			
Mapped Date : Fri Oct 19 09:49	:53 2012			
lesign Summary				
Number of errors: 0				
Number of warnings: 0				
Logic Utilization:				
Logic Distribution:				
Number of Slices containing o	mly related logic:	0 out of	0	0%
Number of Slices containing u	nrelated logic:	0 out of	0	0%
*See NOTES below for an e	xplanation of the eff	ects of unrelat	ted log	ic
Number of bonded IOBs:	4 out of 98	48		
IOB Flip Flops:	1			
Number of GCLKS:	2 out of 4	508		
Number of GCLKIOBS:	zout of 4	508		
Total ampinalent mate count for d	inniana 22			
ioral contrateur date compt for d	marðu: 20			
Additional 1710 mate count for TO	Per 200			

• ->	≤σ 1 * ₩		
	ColViliand AVSWADVANS BIT FEI and		
	S DIT FELord		
	2-50-1-214.6		
	2530etq144-0 PDF1 IMINA DV -1 0.07 21 02		
version:	PRELIMINARI, VI.0,07-51-02		
or and Datachoot may	have some Onioscent Current differences. This is due to the fa-	et that the opior cont numbers in XP.	ower are based
er and Datasheet may	nave some Quiescent Current differences. This is due to the la-	ct that the quiescent numbers in XP	ower are based
rements of real design	as with active infictional elements reflecting real world design sc	enanos.	
	P	77. 13	704 110
	Power summary:	I(mA)	P(mW)
	Power summary: Total estimated power consumption:	I(mA)	P(mW) 35
	Power summary: Total estimated power consumption:	1(mA)	P(mW) 35
	Power summary: Total estimated power consumption: Vccint 1.80V: Vcc033 3.00V:	1(mA)	28 7
	Forer summary: Total estimated power consumption: Vecint 1.80V: Veco33 3.30V:	1(mA) 16 2	28 7
	Prover summary: Total estimated power consumption: Veciat 1.80V: Veco33 3.30V: Clocks:	1(mA) 16 2 5	28 7 8
	Foor summy: Total estimate power consumption: Vecint 1.80V: Veco3.3.3.0V; Clocks: Inouts:	1(mA)	P(mW) 35 28 7 8 2
	Foor summay: Total estimated power consumption: Vecint J.80V: Veca33 3.30V: Clocks: Inputs: Logic:	1(mA) 16 2 5 1 0	P(mW) 35 28 7 8 2 0
	Foor summary: Total estimated power consumption: Vecint J.80V: Vecs83 3.30V; Clocks: Inputs: Logic: Outputs:	16 2 5 1 0	P(mW) 35 28 7 8 2 0
	Total estimatel power cosumption: Vecint L80V: Vecint L80V: Vecis33.3.30V: Clocks: Ispate: Logic: Outputs: Veco33 Veco33	16 2 5 1 0	P(mW) 35 28 7 7 8 2 0 0
	Fore summer: Total estimatel power consumption: Verint J.80V: Vers33.3.30V: Clocks: Inputs: Logic: Outputs: Vers33 Signabi:	16 2 5 1 0 0 0	P(mW) 35 28 7 7 8 2 0 0 0 0
	Foor Sumary: Total estimated poor cosumption: Vecint J.50V: Veco3.3.3.0V; Clocks: Inputs: Legie: Outputs: Veco3.3 Signah:	16 2 5 1 0 0 0	P(mW) 35 28 7 8 2 0 0 0 0 0
	Total estimate() power cosumption: Vecint L80V: Vecint L80V: Vecis33.3.30V: Clocks: Ispate: Logic: Outputs: Veco33 Signal: Quiescent Vecint L80V: Quiescent Vecint L80V:	1(mA) 16 2 5 1 0 0 0 10 10	P(mW) 35 28 7 8 2 0 0 0 0 0
	Total estimated power consumption: Vecint L30V: Vecos3 3.30V; Clocks: Inputs: Logie: Outputs: Veco33 Signab: Quiescent Veco33.330V;	1(mA) 16 2 5 1 0 0 0 10 2	P(mW) 35 28 7 8 2 0 0 0 0 0 0 18 7



Fig:11 b) Influence of the weighting factor on Wire-length reduction

OUTPUT WAVEFORM

The values PR_Ratio and WR_Ratio can be computed by the following equations:

$$P_{R_{Ratio}(\%)} = \frac{Power_{original} - Power_{merged}}{Power_{original}} \times 100\%$$

Copyright to IJAREEIE

10.15662/ijareeie.2014.0308076 www.ijareeie.com



(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 8, August 2014

 $W_{R_{Ratio}(\%)} = rac{wire_length_{merged}}{wire_length_{original}} \times 100\%$

Table 2: Comparison of simulated results

Parameters	Existing Flip-	Merged Flip-
	Flop	Flop
Power	32	35
Wire length	35	42



Fig:12 Simulation result of combinational Table



Fig:13 Simulation results of merged flipflop

V.CONCLUSION

The number of flip-flops in a chip increases dramatically the complexity would increase exponentially, which makes the method impractical. To handle this problem more efficiently and get better results, the following approaches are used.1) To facilitate the identification of mergeable flip-flops transform the coordinate system of cells. In this way the memory used to record the feasible placement region can also be reduced.2) To avoid wasting time in finding impossible combinations of flip-flops first build a combination table before actually merging two lipflops.3) Partition a chip into several sub-regions and perform replacement in each sub-region to reduce the complexity. However this method may degrade the solution quality. To resolve the problem use a hierarchical way to enhance the result and processing time can be reduced.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 8, August 2014

REFERENCES

[1] Y.-T. Chang, C.-C.Hsu, P.-H.Lin, Y.-W.Tsai, and S.-F. Chen, "Post-placement power optimization with multi-bit flip- flops," in *Proc.IEEE/ACM Computer.-Aided Design Int. Conf.*, San Jose, CA, ,pp. 218–223, Nov. 2010.

[2] D. Duarte, V. Narayanan, and M. J. Irwin, "Impact of technology scaling in the clock power," In *Proc. IEEE VLSI Comput. Soc. Annu. Symp.*, Pittsburgh, PA, , pp. 52–57, Apr. 2002.

[3] Y. Cheon, P.-H. Ho, A. B. Kahng, S. Reda, and Q. Wang, "Power-aware placement," in Proc. Design Autom. Conf, pp. 795-800 Jun. 2005.

[4] Yu-Cheng Lin, Guo-SyuanLiou, Tsai-Ming Hsieh, "Using Multi-Bit Flip-Flop For Clock Power Saving By Designcompiler", July-12/2006

[5] Y. J. Yu and Y. C. Lim, "Impact of scaling on the effectiveness of dynamic power reduction schemes," *IEEE Trans. CircuitsSyst. I, Reg. Papers, vol. 54, no. 10, pp. 2330–2338, Oct. 2002.*

[6]D. Shi and Y. J. Yu, "A new reduced clock power flip flop for future Soc's application," *IEEE Trans. Circuits Syst.I, Reg. Papers, vol. 58, no.1, pp. 126–136, Jan. 2012.*

[7] H.A Chien, C.C Lin, H.H Huang, T.M Hsieh, "Clock network power saving using Multi Bit Flip-Flop in Multiple voltage Design," *IEICETRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences*, pp.761-768, 2010.

[8] C. Bron and J. Kerbosch, "Algorithm 457: Finding all cliques of and undirected graph," ACM Commun., vol. 16, no.9, pp. 575–577, 1973.

[9] L. Huang, Y. Cai, Q. Zhou, X. Hong, J. Hu, and Y. Lu, "Clock network minimization methodology based on incremental placement," in *Proc. IEEE/ACM Asia South Pacific Des. Autom. Conf.*, Jan. 2005, pp. 99–102.