



A Simplified Space Vector Pulse Width Modulation Method For Cascaded H-Bridge Multilevel Inverters

B. Sirisha, P. Satishkumar

Assistant Professor, Dept. of Electrical Engineering, University College of Engineering (A), Osmania University,
Hyderabad, Telangana, India

ABSTRACT: A major advancement in the research area of space vector pulse width modulation (SVPWM) in recent years is the introduction of the nearest three vector algorithm computational intensity is still a drawback of SVPWM methods in real time applications, especially in the case of multilevel inverter operation. To solve the problem of computational complexity in multilevel inverters due to the large number of space vectors and redundant switching states, a simple space vector PWM method is proposed. Based on this method, the location of the reference voltage vector can be easily determined and the calculation of dwell times becomes very simple. More importantly, the proposed method is general and can be directly applied to the cascaded H-bridge inverter of any voltage levels. This proposed method is tested for seven level and nine level cascaded H-Bridge inverter drive system and the simulated results were presented.

KEYWORDS: Multi-level inverter, SVPWM, redundant states, THD, Cascaded H-Bridge inverter SVPWM.

I. INTRODUCTION

The Multilevel inverters is promising power electronics topology for high power high voltage applications. Because of its low electromagnetic induction and high efficiency [1]. These inverters can solve the problem associated with traditional two level inverters. Their topologies including diode clamped, flying capacitor and cascaded H-bridge structures are intensely studied for high power applications. The cascaded inverters topology has several advantages that have made it attractive in power conditioning systems and medium and high power drive applications. The first advantage is ease of regulation of DC bus. The second advantage is modularity of control can be achieved unlike diode clamped and capacitor clamped inverters where individual phase legs must be modulated by central controller. Large number of states offered by multi level converters can impose massive computational overhead if not carefully optimized. Among all the switching algorithms [4- 6] space vector modulation seems most promising since it offers a great flexibility in optimizing switching pattern design and also well suited for digital implementation. The space vector modulation for more than three level inverter is very complex due to large number of space vectors and redundant switching states and calculation of dwell times is also complicated [5]. A simplified space vector algorithm is proposed in this paper where the location of reference voltage vectors and calculation of dwell times is simplified with minimum voltage harmonic content. For a particular reference voltage it is easy to determine all the redundant switching states and determine the status of switching states whether it is large, small or medium and automatically generates that pattern which need not require any look-up table, hence minimizing the memory requirement and complexity. And can be applied to high level cascaded H – bridge inverters.

II. CASCADED H-BRIDGE INVERTER

Cascaded H-bridge multilevel inverter has been used multiple units of H-bridge power cells connected in series to achieve medium voltage operation and low harmonic distortion. This inverter needs several DC sources to synthesize the output voltage waveform. The single H- Bridge can generate three-level output. When S11 and S21 are on, the output is +V_{dc}; when S31 and S41 are on, the output is -V_{dc}; when either pair S11 and S31 or S41 and S21 are on, the output is 0. In symmetric structure of cascaded H-bridge inverter which the DC voltage sources are equal, there are 2N+1 level in output of phase voltage where N is the number of DC voltage sources. The asymmetric input voltages when properly chosen eliminate redundant output levels and maximize the number of different levels generated by the

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

inverter. Therefore with fewer number of semi conductor switches this topology can achieve the same output voltage quality. The number of levels in phase voltage obtains as

$$V_{dc i} = 2^{(i-1)}E, i=1, 2, \dots, N \rightarrow n=2^{N+1} - 1 \dots\dots\dots 1$$

$$V_{dc i} = 3^{(i-1)}E, i=1, 2, \dots, N \rightarrow n=3^N \dots\dots\dots 2$$

Where N is the number of DC voltage sources

The optimal asymmetry has been obtained using voltage sources proportionally scaled to the two- or three- H-bridges.




fig1: Nine Level cascaded Asymmetric H-bridge inverter

The various switching states for nine level inverter with inverter H bridge voltages E and 3E are summarized in Table 1. It is worth noting that the inverter phase voltage v_{AN} may not necessarily equal the load phase voltage v_{AO} , which is the voltage at node A with respect to the load neutral O. It can be observed from Table 1 that some voltage levels can be obtained by more than one switching state.

Table 1: Switch states of nine level cascaded H bridge inverter

V_{AN}	S_{11}	S_{21}	S_{12}	S_{22}	V_{H1}	V_{H2}
4E	1	0	1	0	E	3E
3E	1	1	1	0	0	3E
2E	0	1	1	0	-E	3E
E	1	0	0	0	E	0
0	0	0	0	0	0	0
-E	0	1	1	1	-E	0
-2E	1	0	0	1	E	-3E
-3E	0	0	0	1	0	-3E
-4E	0	1	0	1	-E	-3E

III. SPACE VECTOR MODULATION

The Cascaded H-Bridge uses multiple units of H-bridge sources connected in series to produce high AC output voltages. In the proposed algorithm space vector in $\alpha - \beta$ axis is decomposed in integer scale, which makes an angle of $\pi/3$, it is easy to find out coordinates of any space vectors. The location of the reference voltage vector and the dwell times of the space vectors can be calculated easily. For the 9-level inverter, there are 384 small triangles and the vertex of each triangle represents a space vector. The hexagonal vectors can be divided into six major triangular sectors (I to VI). Only the first sector of the coordinate is used because the vectors located in the other sectors can be transformed to first sector by clockwise rotating by an angle of $k * \pi/3$, $k = (1, 2, 3, 4, 5$ for sector 2 to 6). As all the sectors are identical, only details of sector I is given.

Vertex of each triangle represented as space vector defined by

$$\vec{V} = V_a e^{j0} + V_b e^{j2\pi/3} + V_c e^{j4\pi/3} \dots\dots\dots 3$$

V_a, V_b and V_c are phase voltages of

The co-ordinate of each vector in a Cartesian co-ordinate system V_x, V_y can be calculated as

$$V_x = V_a - (V_b + V_c) / 2 \dots\dots\dots 4$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

$$V_r = \sqrt{3}(V_b - V_c) / 2 \dots\dots\dots 5$$

The co-ordinates of space vector with unity DC supply voltage (Vdc = 1 p.u). To reduce voltage harmonic distortion, the reference voltage V^* can be synthesized by nearest vector. Because of complexity involved in calculation of dwell lines and identification of triangle where the reference vector end point falls Cartesian co-ordinate system can be transferred to 60° co-ordinate system.

$$V_\alpha = \cos \theta - V \sin \theta / \sqrt{3} \dots\dots\dots 6$$

$$V_\beta = V \cos(60 - \theta) - V \sin(60 - \theta) / \sqrt{3} \dots\dots 7$$

Where V_α and V_β are the co-ordinates of a space vector in 60° co-ordinate system V and θ are length (amplitude) and phase angle respectively. The reference vector after decomposition into α and β (60° in axis)

For N+1 level inverter the component along α - β axis for reference vector can be written as

$$V_{ref}^\alpha = (2N \cdot V_{ref} / 3V_{dc}) \sin(60^\circ - \theta) \dots\dots\dots 8$$

$$V_{ref}^\beta = (2N \cdot V_{ref} / 3V_{dc}) \sin \theta \dots\dots\dots 9$$

Where θ is the speed of rotation.




fig. 2 Decomposition of reference voltage in α - β axis

Any reference vector V_{ref} and θ lying in a rectangular area specified by ABCD.

However we can obtain rounded integer values (α , β)

$$\alpha = \text{int}(V_{ref}^\alpha) \dots\dots\dots 10$$

$$\beta = \text{int}(V_{ref}^\beta) \dots\dots\dots 11$$

These α , β are defined by vector (α , β) in α - β axis

$$\text{If } (V_{ref}^\alpha + V_{ref}^\beta) \leq (\alpha + \beta + 1) \dots\dots\dots 12$$

The V_{ref} is located in ABD, otherwise BDC

If the corresponding three nearest space vectors are (α_1 , β_1) and (α_2 , β_2) and (α_3 , β_3) then dwell times are calculated as

$$\alpha_1 T_1 + \alpha_2 T_2 + \alpha_3 T_3 = T \dots\dots\dots 13$$

$$\beta_1 T_1 + \beta_2 T_2 + \beta_3 T_3 = T \dots\dots\dots 14$$

$$T_1 + T_2 + T_3 = T \dots\dots\dots 15$$

Where T is PWM time period.

$(V_{ref}^\alpha + V_{ref}^\beta) > N$ for N+1, it becomes over modulation, then this situation is handled by multiplying regional vector $V_{ref}^\alpha, V_{ref}^\beta$ by $\frac{N}{(V_{ref}^\alpha + V_{ref}^\beta)}$ and consequent steps are followed. For higher voltage level inverters, the number of redundant switching states also increases.

For the CHB multi-level inverter, the general expression which describe the relationship between space vector and their corresponding switching states are given by

$$S_a = \alpha + \beta - m, \alpha + \beta - m + 1, \dots, m \dots\dots\dots 16$$

$$S_b = S_a - \alpha \dots\dots\dots 17$$

$$S_c = S_b - \alpha - \beta \dots\dots\dots 18$$

Where $\alpha, \beta = 1, 2, 3, \dots, 2m$ and $m = \frac{n-1}{2}$; for n-level inverter.

The number of redundancy of each space vector for n-level inverter is equal to n- ($\alpha + \beta$) and the number of redundancy is even or odd if $\alpha + \beta$ is even or odd respectively. To minimize the total number of switching transients and to optimize the harmonic profile of the output voltage, small and large states are applied for even number redundancy and medium is applied for odd number redundancy.

For space vectors (α, β)

$$S_L = \left(\frac{\alpha + \beta}{2} + \frac{1}{2}, \frac{\beta - \alpha}{2} + \frac{1}{2}, -\frac{\alpha + \beta}{2} + \frac{1}{2} \right) \dots\dots\dots 19$$



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

$$S_M = \left(\frac{\alpha+\beta}{2}, \frac{\beta-\alpha}{2}, -\frac{\alpha+\beta}{2} \right) \dots\dots\dots 20$$

$$S_S = \left(\frac{\alpha+\beta}{2} - \frac{1}{2}, \frac{\beta-\alpha}{2} - \frac{1}{2}, \frac{\alpha+\beta}{2} - \frac{1}{2} \right) \dots\dots\dots 21$$

Where S_L , S_M and S_S are small, medium and large states.

The switching states in other sectors (II to VI) can be obtained as,

Table-2 switching states of phase a,b and c

Sector	S_a	S_b	S_c
I	S_a	S_b	S_c
II	$-S_b$	$-S_c$	$-S_a$
III	S_c	S_a	S_b
IV	$-S_a$	$-S_b$	$-S_c$
V	S_b	S_c	S_a
VI	$-S_c$	$-S_a$	$-S_b$

In multilevel inverter, the redundant states increase with the voltage level. For example seven and nine level inverters have .The redundant states of six and eight respectively for zero voltage vector. This redundancy is employed to minimize voltage harmonic distortion. The switching sequence design is selected to meet the requirements such as minimization of number of switching's per sampling period and one voltage level change for commutation of switch and adoption of large small and medium states. The corresponding sequence design is given in Table-3 for the next half the sequences are employed from last to first.

Table-3 switching sequence design for half cycle

	TRIANGLE	SWITCHING SEQUENCES
ODD	ABD	$S_{SA} \rightarrow S_{MB} \rightarrow S_{MD} \rightarrow S_{LA}$
	BDC	$S_{SC} \rightarrow S_{MB} \rightarrow S_{MD} \rightarrow S_{LC}$
EVEN	ABD	$S_{LB} \rightarrow S_{MA} \rightarrow S_{SD} \rightarrow S_{SB}$
		OR $S_{LD} \rightarrow S_{LB} \rightarrow S_{MA} \rightarrow S_{SD}$
	BDC	$S_{LB} \rightarrow S_{MC} \rightarrow S_{SD} \rightarrow S_{SB}$
		OR $S_{LD} \rightarrow S_{LB} \rightarrow S_{MC} \rightarrow S_{SD}$

For the next half the sequences are employed from last to first.

IV. RESULT AND DISCUSSION

The simulation results corresponding to $m_g = 0.8$ for seven and nine level inverter are shown .The output voltage is compatible with load The Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm; Stator Resistance and Inductance: 0.01965 p. u. and 0.0397 p. u.; Rotor Resistance and Inductance: 0.0109 p. u. and 0.0397 p. u. with Mutual Inductance: 1.359 p. u., Sampling time $T_s = 10e-6$ sec. This method features easy implementation and more importantly, minimum harmonic content in the inverter output voltage and current of the Induction Motor Load. For seven level output the current THD is 1.24% and the Line voltage THD is 9.32% where as . For nine level the current THD reduces, which is 0.66% and line voltage THD is 6.02%. As different voltages can be obtained by simply changing the modulation index (m_g). So, the results are shown as follows.




Fig. 3 Simulink model for Asymmetric nine level cascade H-bridge inverter.

In Fig 3 , it shows the Simulink model of nine level asymmetric Cascaded H bridge inverter with input dc voltages as 100V and 300V corresponding to $m_d = 0.8$ with Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm




Fig. 4 Three phase output line voltages of nine level Cascaded H bridge inverter

In Fig 4 , it shows the output line voltages of nine level Cascaded H bridge inverter corresponding to $m_d = 0.8$ with Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm




Fig. 5 THD of output Line voltage of seven level cascaded H bridge inverter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

In Fig 5 , it shows the output line voltages THD of nine level Cascaded H bridge inverter corresponding to $m_a=0.8$ which is 6.96 with Induction Motor Load




Fig.6 Three phase output line currents of nine level Cascaded H bridge inverter.

In Fig 6 , it shows the output line currents of nine level Cascaded H bridge inverter corresponding to $m_a=0.8$ with Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm the current THD reduces, which is 0.66%.




Fig. 7 Three phase output line voltages of seven level Cascaded H bridge inverter.

In Fig 7 , it shows the output line voltages of seven level Cascaded H bridge inverter corresponding to $m_a=0.8$ with Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm




Fig.8 THD of output Line voltage of seven level cascaded H bridge inverter

In Fig 8 , it shows the output line voltages THD of seven level Cascaded H bridge inverter corresponding to $m_a=0.8$ which is 9.32 with Induction Motor Load




Fig .9 Torque output of seven level Cascaded H bridge inverter

Fig .9 shows the Torque output of seven level Cascaded H bridge inverter. The Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm; Stator Resistance and Inductance: 0.01965 p. u. and 0.0397 p. u.; Rotor Resistance and Inductance: 0.0109 p. u. and 0.0397 p. u. with Mutual Inductance: 1.359 p. u., Sampling time $T_s=10e-6$ sec.




Fig .10 Three phase output line currents of nine level Cascaded H bridge inverter.

Fig .10 shows the Torque output of seven level Cascaded H bridge inverter. The Induction Motor Load is taken with rating of Load: 5HP, 400V, 50Hz, 1000rpm; Stator Resistance and Inductance: 0.01965 p. u. and 0.0397 p. u.; Rotor Resistance and Inductance: 0.0109 p. u. and 0.0397 p. u. with Mutual Inductance: 1.359 p. u., Sampling time $T_s=10e-6$ sec.




Fig. 11 Torque output of nine level Cascaded H bridge inverter

VI.CONCLUSION

The proposed Space Vector Pulse Width Modulation method simplifies the calculation of space vectors and their corresponding dwell times to facilitate the design and digital implementation .All the space vectors are transformed to 60° co-ordinate system .This algorithm features automatic switching pattern generation with minimum harmonic content in the inverter output voltage and current of induction motor load. This algorithm is verified for five, seven, nine level cascaded H bridge inverter through MATLAB/SIMULINK simulations.

ACKNOWLEDGEMENT

We thank the University Grants Commission (UGC), New Delhi for providing Major Research Project to carry out the research in the area of Multi level inverters.

REFERENCES

- [1] J. Rodríguez, J. Lai, and F. Peng, "Multilevelconverters: a survey of topologies, controls andapplications," IEEE Trans. Ind. Electron., Vol. 49, No.4, pp. 724-738, Aug. 2002
- [2] Sanmin Wei and Bin Wu "A General Space Vector PWM control Algorithm for Multi-level inverters" IEEE 2003, pp 562-568
- [3] j. s. lai and f. z. peng, "multilevel converters – a new breed of power converters,," iee trans. ind. appl., vol.32, no.3, pp. 509-517, may/jun. 1996.
- [4] l. yiqiao, and c.o. nwanpa, "a new type of statcom based on cascading voltage source inverters with phase-shifted unipolar spwm,," iee trans. on industry applications, vol.35, no.5, 1999, pp1118-1123.
- [5] d.w. kang, y.h. lee, b.s. suh, c.h. choi, and d.s. hyun, "a carrier wave-based svpwm using phase-voltage redundancies for multilevel h-bridge inverter,," international conference on industrial electronics, control, and instrumentation (iecon), vol.1, 1999, pp324-329.
- [6] N. Celanovic, and D. Boroyevich, "A fast space vector modulation algorithm for multilevel three phase converters,," IEEE Trans on Industry Applications, Vol.37, No.2, 2001, pp637-641.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

- [7] b.s. suh, g. sinha, m.d. manjrekar, and t.a. lipo, "multilevel power conversion-an overview of topologies and modulation strategies", international conference on optimization of electrical and electronic equipment (optim), vol.2, 1998, ppad11-ad24
- [8] Hu, Hongyan Wang, yan Deng and Xiagning "A simple SVPWM Algorithm of Multilevel inverter "Power Electronics specialistic conference, Achen, 2004.
- [9] M.L. Tolbert and F.Z. Peng, "Multi- Level converter for Large Electric Drives, IEEE Trans. Indus. Applica., Vol 35. No.1.1999. pp 36-44.
- [10] .B.S. Suh. and D.S. Hvun. "A New N-Level High Voltage Inversion System." IEEE Trans. On Industrial Electronics. (Tol.44, No.14 1997, pp. 107-I 15.

BIOGRAPHY



P. Satish Kumar was born in Karimnagar, Andhra Pradesh, INDIA in 1974. He obtained the B.Tech degree in Electrical and Electronics Engineering from JNTU College of Engineering, Kakinada, INDIA in 1996. He obtained M.Tech degree in Power Electronics in 2003 and Ph.D. in 2011 from JNTUH, Hyderabad. He has more than 17 years of teaching experience and at present he is an Assistant Professor in the Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad, INDIA. His research interests include Power Electronics, Special Machines, Drives and Multilevel inverters and guiding seven research scholars. He presented many research papers in various national and international conferences and published many papers in various international journals. He is the Editorial Board member of many international journals. At present he is actively engaging in two Research Projects in the area of multilevel inverters funded by University Grants Commission (UGC), New Delhi, and Science and Engineering Research Board (SERB), New Delhi, India. He received "Best Young Teacher Award-2014" from the state Government of Telangana. He also received the "Award for Research Excellence".



B. Sirisha obtained her B.E degree in Electrical & Electronics Engineering from Osmania University and M.E degree in 2003 from JNTU, Hyderabad. She is currently working as Assistant Professor in Department of Electrical Engineering, University College of Engineering (Autonomous), Osmania University, Hyderabad, Telangana, India. Currently pursuing Ph.D in the area of Cascaded, Multilevel Inverters. Her research interests include Power Electronics and Drives.