

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 11, November 2014

# An Enhanced (15, 5) BCH Decoder Using VHDL

# Rajkumar Goverchav, V.Sreevani

P.G. Student(M.Tech) in VLSI and ES, GIET, Rajahmundry, A.P. India Asst.prof, M.Tech (VLSI & SD), Dept of ECE, GIET, Rajahmundry, A.P. India

**ABSTRACT**: Error-correction codes are the codes used to correct the errors occurred during the transmission of the data in the unreliable communication mediums. The idea behind these codes is to add redundancy bits to the data being transmitted so that even if some errors occur due to noise in the channel, the data can be correctly received at the destination end. Bose, Ray- Chaudhuri, Hocquenghem (BCH)codes are one of the error-correcting codes. The BCH decoder consists of four blocks namely syndrome block, IBM block, chien search block and error correction block. This paper describes a new method for error detection in syndrome and chien search block of BCH decoder. The proposed syndrome block is used to reduce the number of computation by calculating the even number syndromes from the corresponding odd number syndromes. The new factorization method used to implement the algorithm of chien search block of enhanced BCH decoder reduces the number of components required. Thus, a new model of BCH decoder is proposed to reduce the area and simplify the computational scheduling of both syndrome and chien search blocks without parallelism leading to high throughput. The enhanced chase BCH decoder is designed using hardware description language called Verilog and synthesized in Xilinx ISE 14.3.

KEYWORDS: BCH Codes, Syndrome Block, Chien search Block, Error detection

I.

# INTRODUCTION

The information theory and coding theory are used in computer communication and telecommunication applications. Error correction and detection are the techniques used in the above mentioned applications that enable reliable delivery of digital data over unreliable communication channels. Many communication channels are subjected to channel noise which introduces the errors during transmission of messages from the source to receiver [1][6]. The channel coding theory states that the reliable transmission is achievable by performing proper coding. "Channel Coding" is the technique, which is used to sustain the originality of the information bits, to avoid the retransmission of information bits as well as to detect and correct any error which has been occurred during transmission.

Error detection is the detection of errors caused by noise or other impairments during transmission from the transmitter to the receiver. It uses the concept of redundancy[8], which means adding of extra bits for detectingerrors at the destination. In error correction the receiver can use any of the error-correcting code, which can automatically corrects certain errors and enables reconstruction of the original data.

### A. Detection Methods

1) Repetition codes:

A repetition code is coding scheme that repeats the bit across a channel to achieve error-free communication. Repetition codes are very inefficient and can be susceptible to problems if the error occurs in exactly the same place for each group.

# 2) Cyclic Redundancy Checks (CRC):

A CRC is a single-burst error –detecting cyclic code designed to detect accidental changes to design to detect accidental changes to digital data in computer networks. It is not preferable for detecting maliciously introduced errors.



(An ISO 3297: 2007 Certified Organization)

# Vol. 3, Issue 11, November 2014

#### 3) Parity Bit:

These are the simplest form of error-detecting code. They can detect single or any other odd number of errors in the output. Even parity is a special case of a cyclic redundancy check (CRC), where the 1-bit CRC is generated by the polynomial x+1.

#### B Correction Methods

### 1) Automatic Repeat Request (ARQ):

Automatic Repeat request (ARQ) is an error control method for data transmission that makes use of error-detection codes, acknowledgment and negative acknowledgment messages and timeouts to achieve reliable data transmission. ARQ is appropriate if the communication channel has varying or unknown capacity. It requires the availability of a channel, results in possibly increased latency due to retransmissions and requires the maintenance of buffers and timers for retransmissions.

### 2) Forward Error Correction (FEC):

An error-correcting code (ECC) or forward error correction (FEC) code is a system of adding redundant data or parity data, to a message, so that the message can be recovered by a receiver even when a number of errors are introduced, during the process of transmission. Aback-channel is not required in forward error correction since the receiver does not have to ask the sender for retransmission of the data [9]

#### [10].

Error-Correcting codes are futureclassified into two major class of codes such as convolutional codes and block codes: *Convolutional codes:* 

They are processed on a bit-by-bit basis. They are suitable for implementation in hardware and many algorithms exist for decoding these codes. The Viterbi algorithm provides high performance. Thus the Viterbi decoder is commonly used which allows optimal decoding.

#### Block Codes:

The block codes are implemented as (n, k) codes where n indicates the codeword and the k defines the original information bits. Therefore, the numbers of redundant bits need to be added in to the original message bits are given as (n-k) the block codes are fixed channel codes.BCH codes are subset of the Block codes.

The objective of this work is to reduce the number of components used in both in syndrome and chien search blocks[5] [3]. The new factorization method which allowed to conceive another chien search block with reduced number of logic gates.

This paper is organized as follows; Section II BCHencoder\_lfsr design and architure IIIexplains the modifiedBCH decoder and detailed structure of syndrome and Chiensearch respectively. Section IV shows the simulation results of the enhanced BCH (15,5) and Results are analyzed.Section V is drawn with the conclusion.

# II. ENCODER\_LFSR DESIGN ANDARCHITECTURE FOR BCH CODE

The Encoder\_LFSR design used in this project is most commonly used in the modern digital communication system. This encoder\_LFSR design is almost common to all the BCH code architecture, which uses the linear feedback shift register for polynomial division.

The format of the codeword is as follows [4]:  

$$c(x) = x^{n-k} * i(x) + b(x)$$
 (3.1)  
Where codeword  $c(x) = c_0 + c_1 x + c_2 x^{n-1}$ 

Where, codeword  $c(x) = c_0 + c_1x + ... + c_{n-1}x^n$ information bits  $i(x) = i_0 + i_1x + ... + i_{k-1}x^{k-1}$ 

remainder  $b(x) = b_0 + b_1 x + ... + b_{m-1} x^{m-1}$ 

also, ci, ji, bi are the subsets of Galois field. If b(x) is taken to be the polynomial such that the k data bits will be presented in the codeword, which is given as follows:

$$x^{n-k} * i(x) = q(x) * g(x) - b(x)$$
 (3.2)

BCH codes are implemented as cyclic code. As a result the logic which implements encoder\_LFSR and decoder is controlled into shift register circuits. With the help of cyclic code properties the remainder b(x) can be calculated in the linear (n-k) stage shift register with the feedback connection to the coefficient of generator polynomial.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 11, November 2014



#### Fig 1. Encoding circuit for a (n, k) BCH code

The original message bits are transmitted without changing its form (during this operation switch s2\_in is in position 2), and the linear [2] The generated parity bits in the linear feedback shift register are transmitted (switch s2\_in is inFor cycle k+1 to n, position 1) and the feedback in the LFSR is switch off (s1\_in off). feedback shift register calculates the parity bits (switch s1\_in is on now).



# III. DECODER DESIGN AND ARCHITECTURE FOR BCH CODE

#### Fig 2 Block diagram of Decoder

The BCH decoder has four modules as mentioned below:

- Syndrome Calculator
- Solving the key equation
- Error Location
- Error Correction

The implementation and the algorithms used to design above modules are varies with the architectures. The  $2^{nd}$  module, Solving the key equation is the most difficult and complex module as compared to the other modules in respect to the hardware complexity. This chapter contains the detailed explanation of the different algorithms used to implements those modules.



(An ISO 3297: 2007 Certified Organization)

# Vol. 3, Issue 11, November 2014

**1. Syndrome Calculator:** The syndrome calculator is the first module at the decoder also, the design of this module is almost same for all the BCH code decoder architecture. The input to this module is corrupted codeword. The equations for the codeword, received bits and the error bits are given in equations (5.1), (5.2), (5.3)[4].

- Codeword equation
- $c(x) = c_0 + c_1 x + c_2 x^2 + ... + c_{n-1} x^{n-1}$  (5.1) Received bits equation
- $\mathbf{r}(\mathbf{x}) = \mathbf{r}_0 + \mathbf{r}_1 \mathbf{x} + \mathbf{r}_2 \mathbf{x}^2 + \dots + \mathbf{r}_{n-1} \mathbf{x}^{n-1} \quad (5.2)$
- Error bits equation
- $e(x) = e_0 + e_1 x + e_2 x^2 + \dots + e_{n-1} x^{n-1}$ (5.3)

Thus, the final transmitted data polynomial equation is given as below:





Fig 3 Conventional Syndrome Calculator[4].

2. Key Equation Solver: The second stage in the decoding process is to find the co-efficient of the error location polynomial using the generated syndromes in the previous stage. The error location polynomial is given as:  $\sigma(x) = \sigma_0 + \sigma_1 x + ... + \sigma_t x^t$ . The relation between the syndromes and the error location polynomial is given as below [4]:

$$\sum_{j=0}^{t} S_{t+i-j} \sigma_{j} = 0 \qquad (i=1,...,t)$$

There are various algorithms used to solve the key equation solver. This project is using the Inversion less Berlekamp Massey algorithm to solve the key equation.

**3. Error Location – Chain's Search:** To calculate the error location is the next step of decoding process, which can be done using chain search block.

3.1 Chain Search Algorithm

- The roots are calculated as follows [12] [4]:
- 1. For each power of  $\alpha$  for (j = 0 to n 1),  $\alpha^{j}$  is taken as the test root
- 2. Calculate the polynomial coefficients, of the current root using, coefficients of the past iteration, using,  $\Lambda_i^{(j)} = \Lambda_i^{(j-1)} \alpha^i$  during the j<sup>th</sup> iteration
- 3. Calculate the sum of the polynomial coefficients

$$\sum_{i=1}^{t} \Lambda_i^j = 1$$

- 4. The sum is equal to i=1
- 5. Continue to Step 1 till j = n-1



Fig 4 Chain's Search architecture – Error Location [12]



(An ISO 3297: 2007 Certified Organization)

# Vol. 3, Issue 11, November 2014

Error Correction Block output:

Codeword =  $r(x) \wedge e(x) = 000010100110111$ 

So, the codeword is generated by adding the message bits with parity bits and transmitted over to the decoder. The data get corrupted during the transmission. The decoder will decode the corrupted data and retrieve the original codeword. 4. Error Correction: The output of the chain search block is called roots of equation. The reciprocal of the roots of equations are added with the corresponding location of the corrupted codeword received by decoder. The result of this addition is the original codeword that was encoded by the encoder before transmission.

# IV. SIMULATION RESULTS



**Block diagram** 

**RTL** schematic



10.15662/ijareeie.2014.0311095 www.ijareeie.com



(An ISO 3297: 2007 Certified Organization)

# Vol. 3, Issue 11, November 2014



# **Technology schematic**

**Design summary** 

D D D D R B B B B B B B B B B B B B B B	× PPBBP	3 💫	9886	18					
Design Overview     B Design Overview     B Summary	sim Project Status								
Cle Properties     Module Level (Initiation     Tring Constraints     Provide Report     Statistic Training     Constraints     Constrain	Project File:	vhdBCH.>	ise Parse		er Errors:		No Errors		
	Module Name:	sin	h		plementation State:		Synthesized		
	Target Device:	x:3:500e-	5pq208		+Errors:		No Errors		
	Product Version:	ISE 14.3			•Warnings:		15 Warnings (0 new)		
	Design Goal:	Balanced				•Routing Results:			
	Design Strategy:	Xiin: Defa	ult (unlocked)		• Timing Constraints:				
	Environment:	System Se	ttings		Final Timing Score:				
- Map Messages									
Brow and Stack Hossays     Track Missays     Brow and Stack Hossays     Brow All Ingivenetiation Messages     Bothed Starts     Synthesis Report     Track Missages     Detailed Starts	Device Utilization Summary (estimated values)								
	Logic Utilization		lised				Utilization		_
	Number of Sires		118		4656		Democrati		1
	Number of Sice Flo Floos		149		9312				
	Number of 4 input LLTs		219						2
	Number of bonded IOPs		3						19
	Number of GC1Ks		-		24				
									_
									_
				d Reports					
Design Properties — Design Enable Message Filtering Optional Design Summary Contents	Report Name	Statu	-		Errors	Warnings		Infos	
	Synthesis Report	Curre	nt Fri Jul 4 11:4	3:10 2014	0	15 Warnings	(0 new)	0	
Show Clock Report     Show Faling Constraints	Translation Report	_				_			
Show Warnings	Map Report	_			_	_		-	_
	Place and Route Report	_				_			
	Power Report	_							
	Post-PAR Static Timing Report	_							
	Bitgen Report								



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 11, November 2014

#### Simulation output wave forms





(An ISO 3297: 2007 Certified Organization)

#### Vol. 3, Issue 11, November 2014

#### V. CONCLUSION

This project covers the detailed explanation about the necessity of Error correcting code along with the comparison of various error correcting codes and high speed (15, 5) BCH code Encode and Decoder design. The previous chapters discuss the design technique of encoder and decoder, and the behavior of the designs are described using Verilog. The simulation of the code is done in Xilinx Modelsim. Also, the encoder and decoder design is synthesized in Xilinx ISC 14.3 wabepack to generate the gate level netlist. The design steps, input signals and output signals along with the simulation results of design and synthesis result are discussed in detail in pervious chapters.

#### REFERENCES

[1] R.C. Bose, D.K. Ray-Chaudhuri, "On a class of error correcting binary group codes", Inf. Cntrl, 3, pp. 68-79, March 1960.

[2] H.O. Burton, "Inversionless decoding of binary BCH code", IEEE Trans., 1971, IT- 17, (4), pp. 464-466.

[3] C. E. Shannon, ``A mathematical theory of communication," Bell System Technical Journal, vol. 27, pp. 379-423 and 623-656, July and October, 1948.

[4] Ernest Jamro, "The Design of a VHDL based synthesis tool for BCH codes", The university of Huddersfiel, September 1997.

[5] W.W. Peterson, E.J. Weldon, "Error correcting codes", MIT Press, Cambridge, MA, 1972.

[6] W.W. Peterson, "Encoding and error-correction procedures for the Bose-Chaudhuri Codes", IRE Trans. Inf. Theory, IT-6, pp. 459-470, September 1960.

[7] Joel Sylvester "Reed Solomon Codes", Elekrobit., January 2001.

[8] G. D. Farney, Ir., "The Viterbi algorithm", Proc. IEEE, vol. 61, pp. 268-278, Mar. 1973. [9] Softjin technology, "Data sheet for BCH encoder\_LFSR core', India, Dec 2000, www.softjin.com.

[10] Hanho Lee, "An area-efficient Euclidean Algorithm block for Reed-Solomon Decoder", Dept. of ECE, University of Conecticut, Srorrs, CT 0 6269, USA.

[11] Dilip V. Sarwate, Naresh R. Shanbhag, "High-Speed Architectures for Reed-Solomon Decoders," IEEE Trans.On VLSI Systems, vol.9 No.5, Oct. 2001.

[12] Yanni Chen, Keshab K. Parhi, "Area Efficient Parallel Decoder Architecture for Long BCH Codes", Dept. of ECE, University of Minneapolis, MN 55455 USA

[13] Clifford Kraft, "Closed Solution of Berlekamp's Algorithm for Fast Decoding of BCH Codes", IEEE Transactions on Communications, Vol. 39, No. 12, December1991.