

Analysis of Front End Swiss Rectifier in Drive System during Voltage Sag

Julie Thomas^{#1}, Selvaraj A^{*2}

^{#1}Student, Department of EEE, Anna University, Rajalakshmi Engineering College, Chennai, India.

^{*2}Assistant Professor, Department of EEE, Rajalakshmi Engineering College, Chennai, India.

ABSTRACT—AC Adjustable Speed Drives (ASD's) have become very popular variable speed control devices used in industrial, commercial and some residential applications. Modern solid state induction motor drives are highly sensitive to voltage sags. A voltage Sag is defined as a momentary decrease in the rms voltage, with a duration ranging from half a cycle up to 50 cycles. The problem of voltage sags is of important because it can cause loss of production and revenue due to the tripping of equipment sensitive to voltage variations. This paper presents a method for mitigating the voltage sag through SWISS rectifier (SR) in the front end and Z-source inverter in the back end. The SR is a buck type AC to DC converter which provides more controlled voltage at the DC-link. This rectified output DC voltage fed to the Impedance source network of the ZSI. The impedance network is used to buck or boost the input voltage depends upon the boosting factor. Simulations are performed for the proposed model. The simulation results of DC-link voltage and speed of the motor are analyzed and is compared with the conventional methods.

KEYWORDS— Adjustable speed drives, SWISS rectifier, Z-Source Inverter, Power Factor Correction Rectifier.

I. INTRODUCTION

The drive used for controlling the speed of the motor is known as Adjustable Speed Drives. They are widely used in industrial, commercial and some residential applications [8]. The solid state Induction Motor Drives are highly sensitive to voltage sag. Voltage sag is defined as a momentary decrease in the rms voltage with a duration ranging from half a cycle up to 50 cycles. Voltage sag is the important Power Quality problem that leads to system shutdown, reduce efficiency and life span of the system and it cause frequent tripping of the equipment [2]. The main causes of the voltage sag problems are system fault on the distribution system,

sudden increase in system loads, lightning strikes. In the plant or power system the voltage sag is caused by faults which lead to transient current increase and on the utility side the contamination of insulators, lightning, wind, animals, or accidents may cause faults [11].

There is different type of mitigation techniques used to control or mitigate the effect of voltage sag on ASD. Some of the techniques are:-

- Suitably controlling the switches at the event of voltage sag [4].
- Maintaining the DC-link voltage constant at the nominal value [9].
- Using diode bridge rectifier and boost converter approach [5].
- Increasing the DC-link capacitor size [7].
- Using Power Factor Correction Rectifier (PFC) in front end of the drive system.

Power Factor Correction Rectifier (PFC) in front end of the drive system shows more efficiency in the range of 99%. Two approaches are possible for PFC rectifiers, they are buck type topology and boost type topology. Buck type gives control in the open loop and closed loop operation. This rectified output DC voltage fed to the Impedance source network of the ZSI [12].

II. DESIGN METHODOLOGY

A. Design calculation of SR

The SR is a buck type AC to DC converter. The output of SR is obtained across the DC-link capacitor which is used for filter out the AC components present at the output of the rectifier. When selecting the output capacitor C , the value of the controlled output voltage U_{pn} and an additional overshoot margin to enable safe operation during load transients (around 10% of U_{pn}), must be taken into consideration.

$$U_c > 1.1 U_{pm} \quad (1)$$

The rms value of the output capacitor current ripple $\Delta i_{c,rms}$ and the peak-to-peak value of the output voltage ripple $\Delta U_{c,pp}$ are given by

$$\Delta i_{c,rms} = \frac{\sqrt{\Delta i_{Lpp,max}^2}}{12} \quad (2)$$

$$\Delta U_{c,pp} = 25\% \text{ of } U_c \quad (3)$$

$$\Delta u_{c,pp} = \frac{U_{pm}}{L} \left(1 - \frac{M}{8 f_p^2 c} \right) \quad (4)$$

$$C \geq \frac{U_{pm}}{L} \left(1 - \frac{M}{8 f_p^2 \Delta u_{c,pp,max}} \right) \quad (5)$$

For the simulation, the value of DC-link capacitor selected is 1000µF.

B. Design calculation of ZSI

The maximum current through the inductor occurs when the maximum shoot-through takes place. This causes maximum ripple current. In our design, 30% (60% peak to peak) current ripple through the inductors during maximum power operation is chosen. Calculation of required inductance of Z-source inductors is carried out by the formula

$$L = (T_0 \cdot V_c) / I_L \quad (6)$$

Where T_0 - is the shoot-through period per switching cycle.

The purpose of the capacitor is to absorb the current ripple and maintain a fairly constant voltage so as to keep the output voltage sinusoidal. The voltage ripple across the capacitor can be calculated by

$$V_c = (I_{av} \cdot T_0) / C \quad (7)$$

Where I_{av} is the average current through the inductor, T_0 is the shoot-through period per switching cycle, and C is the capacitance of the capacitor. To limit the capacitor voltage ripple to 3% at peak power, the required capacitance is

$$C = (I_L \cdot T_0) / V_c \cdot 0.03 \quad (8)$$

The values of the inductor and the capacitor are greatly dependent upon the rating of the motor, whose speed is to be regulated. Therefore the motor ratings are,

3-phase induction motor, star connected. Power 0.75KW, Speed - 1390 rpm Voltage - 415V, Current - 1.80 A Frequency - 50Hz, Efficiency - 75%.

For the overall circuit simulation and hardware construction the values of the capacitor and inductor used are 1000µF and 6.8mH respectively.

III. SIMULATION DIAGRAM OF ASD WITH SR AND ZSI

The SR is buck type AC to DC converter which consist of diode bridge along with main switches T^+ and T^- and current injection network S_{y1}, S_{y2}, S_{y3} . The ZSI consists of voltage source from the DC supply, Impedance network, and three phase inverter and with AC motor load. AC voltage is rectified to DC voltage by the SR. This rectified output DC voltage fed to the Impedance source network which consists of two equal inductors (L_1, L_2) and two equal capacitors (C_1, C_2). The network inductors are connected in series arms and capacitors are connected in diagonal arms. The impedance network is used to buck or boost the input voltage depends upon the boosting factor. This network also act as a second order filter. At normal condition the input voltage is 230 V. At the time of voltage sag the input supply is 50 V which can be implemented to the system using two controlled switches. The simulation diagram is shown in Figure 1.




Fig 1. Circuit diagram of Neutral linked SWISS rectifier combined Z- source inverter.

IV. EXPERIMENTAL RESULTS

The DC-link voltage and current and speed of the IM are compared for conventional system (Drive using diode bridge rectifier and voltage source inverter) and proposed model (Drive using SWISS rectifier and Z-source Inverter).




Fig 2. DC link voltage and current of conventional system




Fig 3. DC link voltage and current of proposed system

The waveforms of DC-link voltage and current of conventional and proposed systems are shown in Figure 2 and Figure 3 respectively. In conventional method voltage at normal condition is 230V. When fault occur (ie, between 0.5 S to 1S) voltage decreased to sag voltage ie, 50 V. In the proposed model voltage at normal period is 450 V and at sag condition there is a decrease in voltage ie, voltage is decreasing from 450V to 330V, but this voltage is sufficient to drive the IM. This DC link voltage is given to the ZSI.




Fig 4. Speed of IM in conventional system




Fig 5. Speed of IM in proposed system

The speed of IM for conventional and proposed system are shown in Figure 4 and Figure 5 respectively. In conventional method the decrease in DC-link voltage is not sufficient to drive the IM and there is decrease in speed. But in the proposed model there is no decrease in speed at the sag condition. i.e., the proposed model i.e., the ASD using SWISS rectifier and Z-source inverter is capable of mitigating the voltage sag at the time of fault and the drive can operate effectively. The electromagnetic torque and the current through stator and rotor of IM for the proposed system is shown in Figure 5 and Figure 6 respectively. The analysis of the waveform and the comparison with the existing model is given in Table 1.




Fig 5. Electromagnetic torque of IM in proposed system





Fig 6. Stator and Rotor current of IM in proposed system

TABLE I
ANALYSIS AND COMPARISON OF WAVFORMS

System	Normal Condition		Fault Condition	
	Dc-Link Voltage (V)	Speed of IM (rpm)	Dc-Link Voltage (V)	Speed of IM (rpm)
ASD using DBR and VSI	230	1500	Decrease from 230V to 50 V for 0.5 S to 0.65S and is constant for 0.65S to 1 S	1170
ASD using SR and ZSI	450	1500	Decrease in voltage from 450 V to 330 V	1500

V. CONCLUSIONS

Voltage sag mitigation can be done effectively in ASD using SR at the front side and ZSI at the back end side. The simulations were done for both proposed system and conventional systems and a comparative study is done for both system.

In conventional method there is a sudden decrease in voltage at the DC link at the time of fault and this voltage is insufficient to drive the IM. In the drive using SR and ZSI, the SR provide more controlled voltage and is given to the ZSI. The ZSI is a buck boost inverter which provide both buck and boost operation. The controlled voltage at the DC link is sufficient to drive the IM even in the fault condition. So drive can operate effectively at the time of voltage sag.

ACKNOWLEDGMENT

I would like to thank the head of the department and colleagues of the rajalakshmi engineering college for encouraging and supporting for me to do this work.

REFERENCES

- [1]. Andrija Stupar, Thomas Friedli, Johann Minibock, and Johann W. Kolar, 'Towards a 99% Efficient Three - Phase Buck-Type PFC Rectifier for 400-V DC Distribution Systems', IEEE Transactions On Power Electronics, vol. 27, No. 4. April 2012
- [2]. Djokic S. Z, K. Stockman, J. V. Milanovic, J. M. Desmet, R. Belmans, 'Sensitivity of AC Adjustable Speed Drives to Voltage Sags and Short Interruptions', IEEE Transactions On Power Delivery, vol. 20, No. 1. Jan 2005
- [3]. Farahbakhsh . A, A. Jalilian 'Operation of Induction Motor- Drive under Different Voltage Sag Conditions' .
- [4]. Hardi Surya, Daut I., Nisja I. and Rohana , ' Effect of Voltage sag Types on AC Motor Drive : test results', Journal of Environmental Research And Development Vol. 7 No. 4A. June 2013
- [5]. Johann W. Kolar, and Thomas Friedli 'The Essence of Three-Phase PFC Rectifier Systems - Part I', IEEE Transactions On Power Electronics, vol. 28, No. 1. Jan 2013
- [6]. Jose Luis Duran-Gomez, Prasad N. Enjeti, and Byeong Ok Woo, (1998) 'A low cost Approach to Improve the Performance of ASD Under Voltage sag'.
- [7]. Jose Luis Duran-Gomez, Prasad N. Enjeti, 'Effect of Voltage Sags on Adjustable-Speed Drives: A Critical Evaluation and an Approach to Improve Performance', IEEE Transactions On Industry Applications, vol. 35, No. 6. Nov 1999
- [8]. Kolar, J.W, M. Hartmann, and T. Friedli (2010) ' Three-Phase PFC Rectifier and AC-AC Converter Systems' .
- [9]. Math H. J. Bollen, and Lidong D. Zhang 'Analysis of Voltage Tolerance of AC Adjustable-Speed Drives for Three-Phase Balanced and Unbalanced Sags' IEEE Transactions On Industry Applications, vol. 36, No. 3. June 2010
- [10]. Puttagan H.B, Rouaurd D, Wang P, (1991) 'Recent Power Quality Related Small to Intermediate ASD Market Trends'. (Thesis)
- [11]. Rajagopalan Lakshmi Narayanan , (1999) 'Behaviour Variable Speed Drives Under the Influence of Voltage sag'.
- [12]. Salmon, J.C ,(1994) 'Comparitive Evaluation of Circuit Topologies for 1- Phase and 3- Phase Boost Rectifier'.
- [13]. Sarmiento, Estradi, E (1996) 'A Voltage Sag Study in Industry with Adjustable Speed Drives', IEEE Industry Application Magazine Vol 2.
- [14]. Suresh L.G,R.S. Naga Kumar, M.V. Sudarsan 'Modeling and Simulation of Z-Source Inverter'. Jan 2012
- [15]. Thiago B. Soeiro, Thomas Friedli, and Johann W. Kolar 'Design and Implementation of a Three-Phase Buck- Type Third Harmonic Current Injection PFC Rectifier SR', IEEE Transactions On Power Electronics, vol. 28, No. 4. April 2013
- [16]. Thomas Friedli, Michael Hartmann, and Johann W. Kolar, (2013) 'The Essence of Three-Phase PFC Rectifier Systems Part II.