

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 7, July 2014

# Analysis of Punch-Through Breakdown Voltages in 3C-Sic Schottky Barrier Diode Using Gaussian Profile for 200µm Thick Wafer

Pratibha Nishad<sup>1</sup>, A. K. Chatterjee<sup>2</sup>

PG Student (ECE), Department of ECE, Thapar University, Patiala, Punjab, India<sup>1</sup>

Professor, Department of ECE, Thapar University, Patiala, Punjab, India<sup>2</sup>

**ABSTRACT**: The punch through breakdown voltage of 3C-SiC Schottky Barrier Diode has been analysed in this paper using Gaussian profile. It is observed that 3C-SiC Schottky barrier diode yield high punch through breakdown voltage with higher values of peak doping concentration and lower values of constant m with increasing depletion region width. So, thinner wafers of 3C-SiC can be used to fabricate Schottky barrier diode to provide higher breakdown voltage using Gaussian profile.

KEYWORDS: 3C-SiC, Schottky Barrier diode, Punch-through breakdown voltage, Gaussian profile

#### I. INTRODUCTION

Silicon Carbide(SiC) is a wide band gap semiconductor that has energy gap wider than 2eV and has extremely high power, high voltage switching characteristics and high chemical, thermal and mechanical stability. The SiC devices have low mobility which is compensated by its ability to withstand high electric fields taking advantage of the higher carrier velocity. The parameters for the mobility models are collected from measurements for a temperature dependent mobility model [1]. SiC has large band gap, so the intrinsic carrier concentration (responsible for the thermal noise and also partly responsible for the leakage current) is negligible at temperatures up to 600°C. Silicon carbide occurs in many different crystal structures, called polytypes. Despite the fact that all SiC polytypes chemically consist of 50% carbon atoms covalently bonded with 50% silicon atoms, each SiC polytype has its own distinct set of electrical semiconductor properties due to the difference in staking order between the double layers of carbon and silicon atoms[2]. To date, SiC has more than 200 polytypes [3].

#### II. 3C-SiC SCHOTTKY BARRIER DIODE

Schottky barrier diodes have lower resistance, faster response, and negligible transient reverse current during switching in comparison to p-n rectifiers. Moreover, the reverse saturation current of Schottky diodes is larger than that of p–n junction diodes. Hence, a Schottky diode requires less forward bias voltage to obtain a given current than p–n junction diode. Schottky diodes based on silicon carbide (SiC) are of special importance because of their high voltages and high temperatures handling capacity.

SiC have exceptional chemical and physical properties such as high thermal conductivity, a wide band gap, high breakdown field, high saturation velocity, and chemical stability. So, metal-SiC Schottky contacts are suitable for electrical devices for harsh environments such as high voltage rectifiers, UV radiation detectors, signal mixers, and high temperature gas sensor. The cross section of SBD is shown in Figure 1.



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 1 : Cross section of an implant-edge-terminated Schottky barrier diode in SiC [4]

A lightly doped n-type blocking layer is grown on a SiC substrate by chemical vapour deposition. The doping and thickness of the epilayer are selected so that the desired blocking voltage is achieved. On the top surface of the blocking layer an edge termination ring is implanted at the surface and then the Schottky metal is deposited to form Schottky junction. The edge termination ring is required to prevent field crowding at the edge of the metal in the blocking state; otherwise blocking voltage would be significantly reduced. Two types of edge termination rings used are resistive termination extension (RTE) and junction termination extension (JTE).

#### III. BACKGROUND

German physicist Walter H. Schottky created a theory in 1938 that illustrated the rectifying behaviour of a metalsemiconductor contact as dependent on a barrier layer at the surface of contact between the two materials. Schottky Barrier diodes were later fabricated on the basis of this theory. High voltage Schottky diodes were fabricated on 3C-SiC films grown on Si substrates in 1993. A Ni metallization process was developed to fabricate both rectifying and ohmic contacts to SiC by controlling the post annealing temperature [5]. The characteristics of vertical Schottky barrier diodes (SBD) fabricated on N /N<sup>+</sup> 3C-SiC grown on N<sup>+</sup>Si substrate were reported in 1994[6]. The characteristics of 4H-SiC Schottky barrier diodes were reported in 1995 with breakdown voltages upto 1000 V for the first time [7]. Ni Schottky rectifiers was fabricated on 2.7x10<sup>16</sup> cm<sup>-3</sup> n-type 6H-SiC epilayer in 2001 using an effective edge termination based on an oxide ramp profile around the Schottky contact[8]. Silicon Carbide was discussed as energy efficient wide band gap device in 2006 which showed that SiC Schottky diodes allowed up to a 25% reduction in losses in power supplies for computers and servers when used in the power factor correction circuit [9]. The electrical characteristics of Au/3C-SiC Schottky diode was studied as a function of contact area in 2009 [10]. Isothermal and nonisothermal DC characteristics of SiC Schottky barrier diodes were measured in 2010 [11].

HOYA Corporation has succeeded in raising the SiC growth rate to more than 50 times the conventional rate, using a newly developed SiC fabrication process in 2012. With this new process, large monocrystal 3C-SiC substrates (at least 200 micro-meters thick after removing the Si base layer) can be manufactured [12]. An analysis of 4H-SiC power Schottky Barrier Diodes (SBDs) was done in 2013 which showed that these devices can be operated well below their true avalanche breakdown potential [13]. A cost-effective fabrication of Schottky-barrier (SB) diode was proposed in 2014 steering element for low power phase-change memory (PCM) application [14].

The paper is organized as follows: In Section IV, the theoretical analysis is done to study the behaviour of punch through breakdown voltage of 3C-SiC Schottky Barrier Diode using Gaussian profile. The calculations and results are presented in section V. The paper is concluded in section VI.



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014

#### IV. THEORETICAL ANALYSIS

The doping profile used here in Schottky Barrier diode is Gaussian profile. The carrier concentration is maximum at the base of the device decreasing upwards at the contact. The equation to this profile may be written as:

$$N(x) = N_0 e^{-\left(\frac{h-x}{m}\right)^2}$$

1

where,  $N_0$  is peak concentration, m is constant, h is the device height (200µm) and x is the distance from the contact. Here different Gaussian profiles have been generated with different values of peak concentration  $N_0$  and constant m.  $N_0$  has been varied from  $10^{15}$  cm<sup>-3</sup> to  $10^{18}$  cm<sup>-3</sup>.



Figure 2. Profile1-Variation of carrier concentration N(x) with x with peak concentration  $N_0=10^{15}$  cm<sup>-3</sup> and constant m=100x10<sup>-4</sup> cm



Figure 3. Profile2-Variation of carrier concentration N(x) with x with peak concentration  $N_0=10^{16}$  cm<sup>-3</sup> and constant m=80x10<sup>-4</sup> cm



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 4. Profile3-Variation of carrier concentration N(x) with x with peak concentration  $N_0=10^{17}$  cm<sup>-3</sup> and constant m=70x10<sup>-4</sup> cm



Figure 5. Profile4-Variation of carrier concentration N(x) with x with peak concentration  $N_0=10^{18}$  cm<sup>-3</sup> and constant m=60x10<sup>-4</sup> cm

#### V. CALCULATIONS AND RESULTS

The equation for calculating depletion region width is given by [15]

$$\frac{W^4}{12m^2} - \frac{hW^3}{3m^2} - \frac{W^2}{2} \left(1 - \frac{h^2}{m^2}\right) - \frac{\varepsilon_s V_R}{eN_0} = 0$$
2

The highest value of reverse voltage  $V_R$  in above equation at which maximum depletion region width is obtained for a given value of constant m gives the value of punch through breakdown voltage. The calculations have been done using MATLAB.

Permittivity of 3C-SiC semiconductor,  $\varepsilon_s$ =9.7  $\varepsilon_o$ 



(An ISO 3297: 2007 Certified Organization)

#### Vol. 3, Issue 7, July 2014

Device height, h=200µm

Figure 6-9 shows the depletion region width calculated for different reverse voltages for the four profiles discussed above.



Figure 6. Variation of reverse voltage with depletion width for profile 1



Figure 7. Variation of reverse voltage with depletion width for profile 2



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 8. Variation of reverse voltage with depletion width for profile 3



Figure 9. Variation of reverse voltage with depletion width for profile 4

For different values of constant m, breakdown voltage has been calculated for different values of the peak carrier concentration  $N_0$  shown in Figures 10-14.



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 10. Variation of breakdown voltage with peak concentration for  $m=50 \times 10^{-4}$  cm



Figure 11. Variation of breakdown voltage with peak concentration for  $m=100 \times 10^{-4}$  cm



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 12. Variation of breakdown voltage with peak concentration for m= $141 \times 10^{-4}$  cm



Figure 13. Variation of breakdown voltage with peak concentration for  $m=141.4x10^{-4}$  cm



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 14. Variation of breakdown voltage with peak concentration for  $m=150 \times 10^{-4}$  cm

Now, the variation of derivative of breakdown voltage w.r.t. peak concentration with the values of constant m and variation of derivative of depletion width w.r.t. breakdown voltage with peak concentration is studied shown in Figure 15-16.



Figure 15. Variation of gradient of depletion width with breakdown voltage with respect to peak concentration



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 7, July 2014



Figure 16. Variation of gradient of breakdown voltage with peak concentration with respect to constant m

An analysis of the Figures 6-9 shows that the magnitude of gradient of depletion region width with breakdown voltage is found to decrease for the Gaussian profiles considered in this study which is shown in Figure 15. So, it means that with an increase in  $N_0$  associated with decrease in m gives rise to an increase in breakdown voltage with an increase in depletion region width.

The sequence of plots of  $N_0$  against  $V_B$  for 200µm thick device of 3C-SiC Schottky Barrier Diode for increasing values of m ranging from m=50x10<sup>-4</sup>cm to 150x10<sup>-4</sup>cm are shown in figure 10-14. An analysis of these curves shown in Figure 16 shows that at over a range of values of  $N_0$ , if we consider the variation of breakdown voltage, it is seen that the variation of breakdown voltage with  $N_0$  is found to increase with decreasing value of m.

#### VI. CONCLUSION

The present study which has been used to analyse punch through breakdown voltage of 3C-SiC Schottky Barrier Diode have been done based on using Gaussian profiles in semiconductor region of these devices. The analysis shows that an increase in  $N_0$  with a decrease in m gives rise to an increase in breakdown voltage with increasing depletion region width.

#### ACKNOWLEDGEMENT

We would like to sincerely thank the ECE department of Thapar University, Patiala for their continuous support and guidance during the course of this work.

#### REFERENCES

M. Roschke, F. Schwiertz, "Electron mobility Models for 4H, 6H, and 3C SiC", IEEE trans. Elec. Dev. Vol. 48, No. 7, 2001, pp.1442-1447.
 G. R. Fisher and P. Barnes, —Towards a Unified View of Polytypism in Silicon Carbidel, Philosophical Magazine, vol. 61, pp. 217-236, 1990.
 O. Kordina, —Growth and Characterisation of Silicon Carbide Power Device Material, PhD thesis, Lonkoping University, 1994.



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 4, April 2014

[4] Munish Vashishath and Ashoke K. Chatterjee, "Recent trends in silicon carbide device research", Mj. Int. J. Sci. Tech., 2(03). Pp. 444-470, 2008.
 [5] A. J. Steckl and J. N. Su, "High Voltage Temperature-Hard 3C-SiC Schottky Diodes Using All-Ni Metallization", IEEE Trans. Electronics Device, pp 695-698, 1993.

[6] Praveen Shenoy, Akira Moki, B.J.Baliga, Dev Alok, K.Wongchotigul and M.Spencer, "Vertical Schottky Barrier Diodes on 3C-Sic Grown on Si", IEEE Trans. Electronics Device, pp 411-414, 1994.

[7] R. Raghunathan, D. Alok, and B. J. Baliga—High Performance of High- Voltage 4H-SiC Schottky Barrier Diodesl, IEEE Electron Device Letters, vol. 16, pp. 280-282, 1995.

[8] Gheorghe Brezeanu, Marian Badila, Bogdan Tudor, José Millan, Philippe Godignon, Florin Udrea, G. A. J. Amaratunga and Andrei Mihaila," Accurate Modeling and Parameter Extraction for 6H-SiC Schottky Barrier Diodes (SBDs) With Nearly Ideal Breakdown Voltage", IEEE Transactions on Electron Devices, Vol. 48, NO. 9, 2001.

[9] J.W. Palmour, -Energy Efficient Wide Bandgap Devices, Compound Semiconductor IC Symposium, pp. 4-7, 2006.

[10] Jens Eriksson, Ming Hung Weng, Fabrizio Roccaforte, Filippo Giannazzo, Stefano Leone, Vito Raineri, "Toward an ideal Schottky barrier on 3C-SiC", Applied Physics Letters, vol. 95, 2009.

[11] W. Janke, A. Hapka, -The current-voltage characteristics of SiC Schottky barrier diodes with the self-heating included, Koszalin University of Technology, Poland, 2010.

[12] Press conference, HOYA Corporation, Mono-crystal 3C-SiC large size substrate, Japan, 2012.

[13] K. Shenai, "Optimization of 4H-SiC Power Schottky Barrier Diodes", IEEE Energytech, 2013.

[14] Yan Liu, Chao Zhang, Zhitang Song, Bo Liu, Guanping Wu, Jia Xu, Lianhong Wang, Lei Wang, Zuoya Yang, and Songlin Feng, "Cost-Effective Schottky-Barrier Diode Array with Ni–Silicidation Accessing Low Power Phase-Change Memory", IEEE Transactions on Electron Devices, Vol. 61, No. 3, 2014.

[15] Munish Vashishath, "Analysis and Design of Robust Power Double Implanted MOSFET on 6H silicon carbide wafers", Doctoral Thesis, Thapar University, 2010.