

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

ANALYSIS OF SYNTHESIS ISSUES ABOUT DESIGNING DSP DEVICES

Akash Verma¹, B.S. Rai²

M.Tech. (Pursuing), Dept. of Electronics Engineering, MMMEC, Gorakhpur, India¹ Head of Dept., Dept. of Electronics Engineering, MMMEC, Gorakhpur, India²

ABSTRACT: This paper discusses the issues related to the synthesizing the designs of DSP devices to FPGA. The high level codes used for synthesis input, are in VHDL. The central issues behind the designs are synthesizable or not are, used HDL libraries and data types. All the issues and solutions are illustrated using 32-Point Fast Fourier Transform. In the beginning, the IEEE fixed point package (fixed_pkg) is used for designing FFT-32 then whole logic is designed using single IEEE package (STD_LOGIC_1164) which is absolutely synthesizable to FPGA. For implementing DSP algorithms using 'STD_LOGIC_1164', 'real type' data structure is represented by array of bits, that is 'bit_vector'. Algorithms for real type addition, subtraction and multiplication are developed using array of bits which will fulfill the function of complex and real arithmetic. DSP algorithms implemented through this design method are complete synthesizable and can be implemented with very high degree of precision.

Keywords: DSP, FFT, FPGA, Fixed_Pkg, Radix-2 algorithm, STD_LOGIC_1164, Synthesis, VHDL, Virtex-5.

I.INTRODUCTION

This paper proposes the issues and solutions of synthesis problems of DSP designs to FPGA [6]. DSP algorithms which are designed on VHDL do not guarantee that they are synthesizable [8] to FPGA. It may be possible that these HDL designs do compile and simulate properly on HDL simulators and compilers but still it is not sure that they are completely synthesizable to FPGA [5]. There are several issues which restricts these codes from synthesizing [7]. The FPGA vendors provide their software tools for synthesizing the HDL codes. For synthesizing the HDL design, the libraries and packages used must be supported by these tools [8]. Data type used for HDL designing of DSP algorithm is also an important factor for design synthesis [3]. In this paper, radix-2 based 32-point Fast Fourier Transform algorithm [4] is synthesized to Virtex-5 FPGA. VHDL design of FFT used for synthesis is developed by following two different ways:

- 1) Using IEEE fixed point package, 'fixed pkg'[2].
- 2) Using IEEE package, 'STD_LOGIC_1164' [5].

Data types of DSP algorithm is mostly of 'signed real' type [3]. VHDL provides various fixed point and floating point data types for representing real type data [1]. Since floating point data type is not efficient for synthesizing to FPGA so fixed point data type is used. For implementing DSP algorithm using only IEEE package, 'STD_LOGIC_1164', a method is developed for representing real data type by array of bits. All real arithmetic such as multiplication, addition and subtraction are implemented by specialized algorithms. These algorithms manipulate the bit_vector to implement the real arithmetic.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

II.RADIX-2 ALGORITHM

It is one of the simplest Fast Fourier Transform algorithm in which a Butterfly structure is replicated to get higher order FFT.




Fig. 1: Butterfly structure

In replicated butterfly structure we change the values of weighted coefficients 'w' as per the position of Butterfly. Radix-2 algorithm may be implemented by either decimation in time or decimation in frequency. In decimation in time algorithm we shuffle the order of input while in decimation in frequency algorithm we shuffle the output. Here decimation in time algorithm is used for implementing 32-Point FFT.

III.SIMULATION OF FFT DESIGN USING IEEE FIXED POINT PACKAGE, 'FIXED_PKG'

IEEE accepted fixed point Package; 'fixed_pkg' in VHDL-2008 [1]. This package has powerful operators and functions that specially suits for designing DSP algorithms. 32-Point FFT, radix-2 algorithm is first designed on VHDL using this package then HDL design is comiled and simulated on ModelSim PE Student Edition 10.2a.

A. SIMULATION OF BUTTERFLY STRUCTURE

Here (ar, ai) and (br, bi) are two fixed point real inputs and (yr0, yi0) and (yr1, yi1) are outputs of Butterfly structure. (wr, wi) is the weighted coefficient of Butterfly structure. Simulation result of Butterfly component is shown in the following figure.




Fig. 2: Simulation result of Butterfly



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

B. SIMULATION OF 32-POINT FFT

In this 32- Point FFT design, above simulated Butterfly is used as component. Butterfly component is used in five stages and in each stage sixteen instances of Butterfly are used. Here xr and xi are real and imaginary parts of input x. Similarly yr, yi and wr, wi are real and imaginary parts of y and w respectively. There are 32 complex inputs, 32 complex outputs and 17 different weighted coefficients. Simulation result of 32-Point FFT is shown in the following figure.



Fig. 3: Simulated result of 32-point FFT

C. ISSUES ON SYNTHESIZING THIS DESIGN

Fixed point package, fixed_pkg is brought to VHDL-2008 by IEEE. It is said that the designs using this package will be synthesizable. All the data structures used in this package are fixed point.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

This package contains powerful operators and functions which makes it very efficient in designing DSP algorithm. But, still this package is not absolute synthesizable because it is not fully supported by synthesizer tools.

IV.IMPLEMENTATION OF FFT USING IEEE PACKAGE, 'STD LOGIC 1164' ALONE

For implementing the DSP algorithms using IEEE package, 'STD_LOGIC_1164' alone, a data type is required which may implement both the real and complex numbers. Its real data type is of floating point, so it will not be synthesizable. So a method is developed which represent the real and complex numbers by 'bit_vector'.

A. REPRESENTATION OF REAL AND COMPLEX NUMBERS BY 'BIT VECTOR'

'A' is an array of bits of length 'L' in which M bits represents fraction part and N bits represents whole part.

 $A=b_{(N-1)}....b_2b_1b_0 b_1....b_{(M-1)}b_M$

The numbers N and M are chosen depending on the precision and range of real number.

Here important point is that the software and FPGA will treat this array of bits 'A' as simply a bit vector of length 'M+N'.

B. ALGORITHMS FOR ARITHMETIC OPERATION ON THIS DATA STRUCTURE

Specialized algorithms are developed which will operate on above defined data structure and manipulate the array of bits in such a way that they will fulfill the functions of complex and real numbers. For the 32-Point FFT calculation, addition, subtraction and multiplication algorithms are used. Multiplier algorithm is explained in following context.

C. ALGORITHM FOR MULTIPLIER

This multiplier is designed for multiplication operation in FFT design. It takes two bit vectors as input and gives a bit vector as output with its length equal to multiplicand.




Fig. 4: Flow Chart for Multiplier Algorithm



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

D. SYNTHESIS AND SIMULATION OF FFT USING IEEE PACKAGE, 'STD LOGIC 1164'

These results are compiled and simulated on Modelsim PE Student Edition 10.2a and synthesized on Xilinx ISE 10.1 design suite. For design simulation 'Xilinx Virtex-5' FPGA is used.

Table I: Target FPGA Properties

Target FPGA Properties			
Family	Virtex5		
Device	XC5VLX30		
Package	FF324		
Speed	-3		

1. SIMULATION OF BUTTERFLY STRUCTURE

Simulated result is shown in the following figure. As it was shown in figure-1, it has two complex inputs, two complex outputs and one complex weighted coefficient. Each input and output is of 23 bits length and coefficient is of 12 bits length. Least significant 10 bits are fraction bits.




Fig. 5: simulated result of Butterfly component

2. SYNTHESIS RESULTS OF BUTTERFLY STRUCTURE

The HDL design of Butterfly is synthesized with Xilinx ISE 10.1 design suite. RTL view of Butterfly structure is shown in the following figure. This RTL structure is automatically generated after synthesizing the design with Xilinx design suite. The next is synthesis design summary of Butterfly on Virtex-5 FPGA.




Fig. 6: RTL view of Butterfly component Copyright to IJAREEIE

Device Utilization Summary						
Slice Logic Utilization	Used	Available	Utilization			
Number of Slice LUTs	1.995	19,200	10%			
Number used as logic	1.995	19,200	10%			
Number using O6 output only	1,995					
Slice Logic Distribution						
Number of occupied Slices	737	4,800	15%			
Number of LUT Flip Flop pairs used	1,995					
Number with an unused Flip Flop	1,995	1,995	100%			
Number with an unused LUT	0	1,995	0%			
Number of fully used LUT-FF pairs	0	1,995	0%			
IO Utilization	3					
Number of bonded IOBs	208	220	94%			

Fig. 7: Synthesis design summary of Butterfly component www.ijareeie.com 3602



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

3. TIMING SUMMARY

Maximum combinational path delay of designed FFT-32 on FPGA is 95.814ns.

Table II: Time delay of Butterfly component

Delay type	Delay (ns)	Delay (%)
Logic	15.522	16.0
Route	81.292	84.0
Total	95.814	100.0

4. SIMULATION OF 32-POINT FFT

In the 32-Point FFT design, above described Butterfly design is used as component. Total 80 instances of Butterfly are used in this design.

	Msgs		+ /fft_32_1/xi15 23	b11110001001010110010101 254	11110001
					35555 1551 000
+ /fft_32_1/xr0 + /fft_32_1/xi0		Fb0000cD10			00000 101
+ /fft_32_1/xr1		Fb 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			000000000
+ /fft_32_1/xi1		560000СЭ 10		b111101000000010010000110 23	11110 100
+ /fft_32_1/xr2		1500000 10	+ /fft_32_1/xr18 23		000000 10
+ > /fft_32_1/xi2	23'b111111100001001100100101	6 1 1 1 1 1 100	+ / /fft_32_1/xi18 23	b111111110101101010111110 (25)	111111 1111
+ /fft_32_1/xr3		°Б 1 1 1 1 СDO 1	+ /fft_32_1/xr19 23	b11111111101010010110001	1111111111
+ > /fft_32_1/xi3	23'b00001011110010011100100	rьоооо ф 11			000000 10
+ /fft_32_1/xr4	23'5111111111100010000000010	6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			11111100
→ /fft_32_1/xi4		6611111 100			1111111111
+ /fft_32_1/xr5		гь 11111 111			16666 1611
+ > /fft_32_1/xi5		^в ь1111с <mark>ро1</mark>			000000010
→ /fft_32_1/xr6		611111 <mark>111</mark>			000000010
+ /fft_32_1/xi6 + /fft_32_1/xr7		rb0000ci 10 1			11111 100
+ 4 /fft_32_1/xi7		Fb00000000			1111CD01
+ /fft_32_1/xr8		baaaact 10			0000 10 11
+ /fft_32_1/xi8		(155151515 18151999)			1111111111
+ /fft_32_1/xr9		125555 TESTON			2111112211
→ /fft_32_1/xi9		500000 10			11111 1111
+ /fft_32_1/xr10	23'b111111111110001001100100	г <u>ь 1111 111</u>			11110001
+ /fft_32_1/xi10	23'5000000000000001011111001	;boooodboo			000000101
+ /fft_32_1/xr11		'boooocioo1			000000000
_ /fft_32_1/xi11		rb0000ct000			11110 100
+ /fft_32_1/xr12		ъоооосто 10			000000010
→ /fft_32_1/xi12		61111 100			11111 1111
+ /fft_32_1/xr13		гь 1111001			111111111
⊕ → /fft_32_1/xi13		гьоооо р 11			00000010
+ /fft_32_1/xr14 + /fft_32_1/xi14		Fb1111 111			000000001
		былата или			26666 0361999
→ /fft_32_1/x	r31 23'b000000011111111111111111	(23'b000000001	+ < /fft_32_1/yr6	23'b001100000000101100101101	
					(23'500110)00
+ /fft_32_1/x	31 23'b111111110000000000000000		+ < /fft_32_1/yi6	23'b11011111111111111010001	(23Ъ110111111
+ /fft_32_1/w	31 23'b111111110000000000000000 0 12'b00000000000	(23'b111111111 12'b0000c000	+ /fft_32_1/yi6 + /fft_32_1/yr7	23'b11011111111111111010001 23'b11101000001010001010110	(23'b110111111 (23'b11101000
→ /fft_32_1/w → /fft_32_1/w	31 23'b1111111100000000000000000000000000000	(23'b1111'111 12'b0000cb00 12'b0011'110	+ /fft_32_1/yi6 + /fft_32_1/yr7 + /fft_32_1/yi7	23'b110111111111111111010001 23'b11101000001010001010110 23'b00000100000001001101110	(23'b11011111 (23'b11101000 (23'b00000100
+ /fft_32_1/w + /fft_32_1/w + /fft_32_1/w	31 23'b1111111110000000000000000000000000000	(23'b111111111 12'b0000c000	+ /fft_32_1/yi6 + /fft_32_1/yr7 + /fft_32_1/yi7 + /fft_32_1/yi8	23'b11101111111111111111010001 23'b111010000010100010101110 23'b00000100000001001101110 23'b11110110111100110010101	(23'b11011111 (23'b11101'000 (23'b00000'100 (23'b11110'110
	31 23b1111111000000000000000000000000000000	(23'b1111'111 12'b0000CD00 12'b0011'110 12'b1111CD11	+ /fft_32_1/yi6 + /fft_32_1/yi7 + /fft_32_1/yi7 + /fft_32_1/yi8 + /fft_32_1/yi8	23b11011111111111111100001 23b11101000001010001011110 23b01000100000001001101110 23b11110110111100110010101 23b1111001100100000011001110	(23'b11011'111 (23'b11101'000 (23'b00000'100 (23'b11110'110 (23'b11110'111
+ /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w	331 23'b1111111000000000000000000000000000000	23'b11111'111 12'b0000'D00 12'b0011'110 12'b11110'D11 12'b11110'd111	+	23b110111111111111111010001 23b111010000010000100110110 23b00000100000001001101110 23b11110110111100110010101 23b11110011001000011001110 23b100000000100110000011001	(23'b1101) 111 (23'b1110 1000 (23'b00000 1000 (23'b11110 110 (23'b11110 111
### /fft 32_1/w ### /fft 32_1/w ### /fft 32_1/w ### /fft 32_1/w ### /fft 32_1/w	31 23b1111111000000000000000000000000000000	(23'b1111 111 12'b00000'000 12'b00111 110 12'b11110'011 12'b11110'111 12'b11110'111	+	23b101111111111110001 23b1110100000101000101101 23b0000010000001001101110 23b11110011001000011001110 23b11110011001000011001110 23b111001100101000011001101 23b100100101011111001011	(23b1101 111 (23b1110 1000 (23b00000100 (23b11111 110 (23b11111 111 (23b00000000 (23b1100 1001
+ /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w + /fft_32_1/w	31 23b1111111000000000000000000000000000000	(23b11111 111 12b00000000 12b00111 110 12b1111 111 12b11100 111 12b0011 011 12b0011 101 12b11101 1100	+ /ff, 32_1/yr6 + /ff, 32_1/yr7 + /ff, 32_1/yr7 + /ff, 32_1/yr8 + /ff, 32_1/yr8 + /ff, 32_1/yr9 + /ff, 32_1/yr9 + /ff, 32_1/yr9 + /ff, 32_1/yr10	2391101111111111111111010001 239011010000101010010101101 2390111010101110011001101101 2391111011011110011001011001 23911110011001010000110011100 23910000000100111110010001100 239110010010101111110010101 23911100111011111001010111	(23b1101 111 (23b11101 000 (23b00000 100 (23b11111 110 (23b1111 0011 (23b1100 001 (23b1110 001
+ : /fft 32 1/w + : /fft 32 1/w + : /fft 32 1/w + : /fft 32 1/w - : /fft 32 1/w - : /fft 32 1/w + : /fft 32 1/w + : /fft 32 1/w	331 23b 1111111110000000000000000000000000000	23b111 11. 12b0000 000. 12b011 110 12b1111011 12b11101 111 12b11101 111 12b11101 111 12b11101 1100 12b010 101		2351101111111111111111010001 23501101000001010001010110 23500000010000001001101110 235011101101111100110011001 2350100000100110011001 235000000010011000001101 23501000000100110000110 235011001001001001111000100111 23501100110011001101000111	(23b1101 111 (23b1110 1000 (23b0000 1000 (23b11111 110 (23b11111 1011 (23b0000 1000 (23b1100 1011 (23b1100 110 (23b01100 110
. # /fft. 32 _1/n	31 23b1111111100000000000000000000000000000	23b1111 11 12b0011 110 12b111011 12b1110111 12b1110111 12b011101101 12b01101101 12b0101101101 12b0101101101 12b010110101	+ \(\) \(\	239110111111111111111010001 239011010000101010001010110 23900000100000001001101110 2390111010111100110010011001 23901100100101000011000011001 239011001010101111100100110 23901100110010101111100101011 239011001100101011101000111 239011001100101011101000111 23901100110010101110101011	(23b1101 111 (23b1110 1000 (23b00000 100 (23b1111 110 (23b1111 10 (23b1110 101 (23b1110 101 (23b1110 101 (23b1110 101 (23b1110 101 (23b1110 100
+ : : : : : : : : : : : : : : : : : : :	331 23b 1111111110000000000000000000000000000	23b111 11. 12b0000 000. 12b111 110. 12b1111 111. 12b1111 111. 12b1110 111. 12b110 1100. 12b010 101. 12b110 101. 12b110 101. 12b110 101. 12b110 101.		23b110111111111111111010001 23b1110100001010001010110 23b0000010000001001101110 23b11110011010100011001110 23b11110011001000011001110 23b11110011001000011000011001 23b11110011001000011000011001 23b111010110110110010101111 23b11101011011011011011011011 23b111010110110110110110101011 23b111000011101010110101010010001 23b001000011101010101001000	(23b1101 i111 (23b1110 j000 (23b0000 j00 (23b0000 j00 (23b1111 i11 (23b1110 j011 (23b1110 j011 (23b1110 j011 (23b1110 j00 (23b1110 j00 (23b1110 j00
### 32 1/M ### 37 1/M ### 37 1/M ### 37 1/M ### 32 1/M ### 37 1/M #### 37 1/M	31 23b1111111100000000000000000000000000000	(2351111) 111. (2351111) 111. (250011) 110. (250011) 111. (250011) 111. (250011) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101.		23b110111111111111111010001 23b00000100000101010110 23b00000100000001001101100 23b111100111010100011001110 23b11001010010100001100110 23b11001001010111100100110 23b110010010101111100100111 23b111001110110101001111 23b111000110010111010011 23b111000110010110101010 23b110011001010110101001 23b111000011001011101010 23b11100011001011001100100 23b0110011001100110011001	23b1101 111. 23b1101 000. 23b11010 100 23b11111 101 23b1101 011 23b1100 011 23b1110 011 23b1110 011 23b1110 011 23b1110 001 23b1111 000 23b1111 000 23b1111 000 23b1111 000 23b1111 000
+ : /fft; 32; 1/w + : /fft; 32; 1/w	31 23b 11111 1100000000000000000000000000	(3351111 111 12500000000 1250111 101 1250111 011 1250011 011 1250011 010 1250011 010 1250110 011 125010 011 125010 011 125010 011 125010 011 125010 010 125010 010 125010 010		235110111111111111111010001 23511101000010100010101101 23500000100000001001101110 235111101101111100110011001 23511110011001000011001110 2351100000000100110000011001 235110010101010101000011001 23511001100101010101010111 23511100110010101010101011 2351110110010101010101010101 2351110100110100010101000100000000000000	23b1101 111 23b1101 000 23b00001 000 23b11110 111 23b11110 111 23b1110 111 23b1110 111 23b11110 101
## 32 1/M	31 23b1111111100000000000000000000000000000	(251111) 111. (251111) 111. (250010) 100. (250011) 110. (250011) 111. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101. (250010) 101.	 ★ /fft. 32.1/y/6 ★ /fft. 32.1/y/7 ★ /fft. 32.1/y/7 ★ /fft. 32.1/y/8 ★ /fft. 32.1/y/8 ★ /fft. 32.1/y/9 ★ /fft. 32.1/y/9 ★ /fft. 32.1/y/10 ★ /fft. 32.1/y/10 ★ /fft. 32.1/y/11 ★ /fft. 32.1/y/11 ★ /fft. 32.1/y/11 ★ /fft. 32.1/y/11 ★ /fft. 32.1/y/12 ★ /fft. 32.1/y/12 ★ /fft. 32.1/y/12 ★ /fft. 32.1/y/12 	23b110111111111111111010001 23b10110100001010100010101101 23b00000100000001001101110 23b11110011100100011001110 23b111001100100001100001100 23b10010010101111100100110 23b110011001010111100010101 23b11100111010101010101011 23b1110001100101110001101 23b0110011001010110001100 23b0110001010101010101010 23b0110011001011010101001001 23b0110011010111111110001100 23b01101011010111111110001 23b00111010110111111100011010 23b0011001111111110001101001001001010010	(2351101) 111. (23511101) 200. (23500000 100. (23500000 100. (23511110 111. (23501100 101. (23511100 110. (23501100 101. (23501100 101. (23501100 101. (23500110 101. (23500110 101. (23500011 101. (23500011 101. (23500011 101.
+ : /fft; 32; 1/w + : /fft; 32; 1/w	31 23b 11111 1100000000000000000000000000	(3351111 111 12500011 110 1250111 111 1250111 011 1250111 011 1250111 100 1251110 111 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110 125110 110		2351101111111111111111010001 235011010000010100010101101 235000001000000010011011101 23511110110111100100011001110 23511100101000011000011001110 23511001001010101110010111 235111001010101011110010111 235111001010101011110010111 23511100101010101110101011 23511100000111001010101010101010101010101	2751101 111
## 32 1/M	331 23b 111111111000000000000000000000000000	(35)1111 111 12b00000000 12b0111 110 12b1111 111 12b0011 111 12b0011 101 12b1101 100 12b1101 100 12b1101 100 12b1101 100 12b1101 100 12b1101 100 12b11000 110 12b11000 100 12b11000 100 12b11000 100 12b11000 100 12b11000 100 12b11000 100		275110111111111111111010001 275111010000010100010101101 27500000100000001001101110 2751111100111010100101011110 2751111100111001000011011110 275111100110011001001111 2751101001001011110010111 27511101011101101110010111 27511101011011011110010111 27511101011011011101010111 27511101011101001111010111 2751110110110000101101001000 27511101101100001011010010101010101010101	(2351101) 111. (23511101) 200. (23500000 100. (23500000 100. (23511110 111. (23501100 101. (23511100 110. (23511100 101. (23500100 101. (23500100 101. (23500100 101. (23500100 111. (23501000 111. (23501000 111. (23501000 111. (23501000 111.
## 32 1M	31 23b 11111 1100000000000000000000000000	(351111) 111. 12b0010 110. 12b1110 111. 12b1110 111. 12b0111 101. 12b0111 101. 12b0111 100. 12b0110 111. 12b100 111. 12b100 111. 12b100 111. 12b100 110. 12b1000 100. 12b1000 100. 12b1000 100. 12b1000 100. 12b1000 100.		2351101111111111111111010001 235000001000000100010101101 23500000100000001001101110 23511110101111100110010011001 2351111001100100001100011100 235110001001010111000011001 235110010010010111100100111 235111000110010111100101011 23511101001101011100101011 235111010001100101110101011 235111010001100111101000111 2350010110100111111100011 2350010110100111111100011 23500101110101111111000110101 2350010110101010000010010010101011 235000001101001000011001001	22511013 111. (2251110 100. (2251100 100. (2251111 1010. (2251111 10 110. (2251110 10 110. (2251110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225110 10 110. (225010 110. (
## 32 1/M	331 23b 11111 1100000000000000000000000000	(35)1111 111 12b0000500 12b0111 110 12b1111 111 12b0111 111 12b0111 111 12b1101 100 12b1101 100 12b1101 100 12b1101 100 12b1100 111 12b0000 100 12b1000 100 12b1000 100 12b1100 100 12b11000 100 12b11000 100		2751101111111111111111010001 2751110100001010100010101101 275000001000000010011011101 27511111011011100100011011110 275111101011001000011011110 27511110011001000111110010111 27511101011011011101010111 275111010110110110101010111 2751110100110110110101010101 2751110100110101110001001000 275111011011000010111000101 27511011011010000101101001 27511010111111110000101100101 27511000111010100000100100101 2751100011010101000001001001010010100101	C2511011 111
## 32 1/M	31 23b 1111111100000000000000000000000000000	(2351111 111 12b0011 110 12b111 101 12b111 101 12b110 111 12b110 101 12b110 101 12b110 101 12b110 100		23511011111111111111111010001 23500000010000010001101101 2350000010000001001101110 23511110110111110011001101 235111100111001000011001110 2351110010100101000011001110 235110010010010111110010111 2351110001110010111110010111 235011001110101011110101011 23501100111001011111000111 23501100111001011111010101 235011000111001011111100011 235001101100111111100011 235001011100111111000001101010 23500101101010100000110110101 23500000010101000001101101010101 235000000001011101101000111 235000000000101111101010101	23511013 111 (2351101 000 (23510000 100 (2351111 010 (2351111 010 (2351110 010 (2351100 010 (2351100 010 (2351100 010 (2351100 010 (2351110 000 (2351110 000 (2351110 000 (2350010 010 (2350010 010 (2350010 010 (2350010 010 (2350010 010 (2350010 010 (2350010 010 (23500000 010 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (2350110 010 (23500000 000 (2350000000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (235000000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (2350000 000 (23500000 000 (23500000 000 (235000000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000 (23500000 000)
## 32 1/M	331 23b 1111111100000000000000000000000000000	(3)11111 11111 11111 11200011 11111 1111 1		2751101111111111111111010001 275111010000101010010101101 27500000100000001001101110 27511110110111001000110011101 275111100110010000110011101 27511110011001000011000011001 275111100110110110010101111 2751111001101101101101010111 2751111000011010101101001011 27511110010011010101010000100 275111010110110101010100001000 27511101011111100010101010101010101010101	22b1101 111 (27b1101 200 (27b1010 200 (27b1010 100 (27b1110 110 (27b1110 110 (27b1110 100 (27b1110 100 (27b1110 100 (27b1110 100 (27b1110 100 (27b010 110
## 32 1/M	31 23b 1111111100000000000000000000000000000	(23b1111 111 12b0010 100 12b0111 101 12b0111 111 12b0111 111 12b0110 111 12b0110 101 12b010 101 12b010 101 12b010 101 12b1100 100 12b1100 100 12b1100 100 12b1100 100 12b1000 100		23511011111111111111111010001 2350000001000010010001010110110 235000001000000010011011100 23501110101101000011001101101010101010101	2351101 111 2351101 100 2352100000 100 235211110 100 235211110 101 235211110 101 235211110 101 23521110 101 2352110 101 235210 101
## 32 1/M	31 23b 11111 1100000000000000000000000000	(3351111) 111. 12b00111 110 12b1110 111 12b1110 111 12b1110 111 12b1110 101 12b110 101 12b110 101 12b110 101 12b110 101 12b110 101 12b110 100		2350101111111111111111010001 23501101000010100010101101 23501010000000010011011101 235011110110111001000110011101 235011100101000011000011001110 2350100000001001011100100110 2350100000010010111100100111 235011001100100111011001011 23501100110010011101000110 23501100100101010100001000 2350110101010101010100001000 23500101100011111111000110 23500101100010101111111000110 235001011000100000100010001 235010001010010000100010001000100010000100010001000100010001000100010000	22b1101 i11 (27b1101 j10 (27b1101 j00 (27b1101 j10 (27b1111 j10 (27b1111 j10 (27b1110 j10 (27b1110 j10 (27b1110 j10 (27b1110 j10 (27b1110 j10 (27b110 j10 (27b010 j10
## 32 1/M	331 23b 1111111100000000000000000000000000000	(25)1111 (11 (25)1111 (11 (25)111 (10 (25)111 (10 (25)11 (10		27511011111111111111110100011 27511101000010101001101101101 27511110110111110011001101101101 2751111011011110011001001101111 27511110011001000001001110101011 275111010110110110101010111 2751110101101101110101010111 275111010110110110101010111 27511101011011011010101010101010101010101	(2751101) (111) (2751101) (100) (275100001) (100) (2751101) (100) (27511101) (101) (27511101) (101) (27511101) (101) (27511101) (101) (27501001) (101) (27501001) (101) (27501001) (101) (27501001) (101) (27501001) (101) (27501001) (101) (2750001) (101) (2750001) (100) (2750001) (100) (2750001) (100) (27500010) (100) (27500010) (100) (27500010) (100) (27500010) (100) (27500010) (100) (27500010) (100) (27500010) (100)
## 32 1/M	311 23b 11111 1100000000000000000000000000	(3351111 111 12500111 110 1250111 111 1250111 111 1250111 111 1251110 111 125110 101 125110 1		2351101111111111111111010001 23501101000010100010101101 23500000100000010011011101 235011110110111010100011001110 235011100101000011000011001110 23501100101010101000011001101 23501100101010111100100111 235011001100100111101000111 235011001101010101101001011 235011011011010001010100001000 23501101101111111000110010110101010101010	2751101 111 2751101 100 2751101 100 27511101 111 27511101 111 27511101 111 27511101 101 27511101 101 27511101 101 27511101 101 27511101 101 27511101 101 27511101 101 27511101 101 27511101 101 27511101 101 27511101 100 2751110101 100 27511101 100 27511101 100 27511101
## 32 1/w	331 23b 1111111110000000000000000000000000000	(2351111) 111 (2351111) 111 (250211) 110 (250211) 111 (250211) 111 (250211) 111 (250211) 111 (250211) 100 (250211) 111 (250211) 100		2751101111111111111111010001 2751110100001010001101101101 2751111011011100100011011011011011010110	(2751101) (111) (2751101) (100) (27500001 (100) (275010001 (100) (275010001 (100) (275010001 (100) (275011001 (101) (275011001 (101) (275011001 (101) (275011001 (101) (275011001 (101) (275011001 (101) (275011001 (101) (275011001 (101) (27501101 (101) (27501101 (101) (27501101 (101) (275010001 (101) (275010001 (101) (275010001 (101) (27501001 (101) (275010101 (101) (27501111 (101) (27501111 (101) (27501111 (101) (27501111 (101) (27501111 (101) (27501111 (101) (27501111 (101)
## 32 1/w	311 23b 1111111100000000000000000000000000000	(2351111) 111. 12500101 110 1250111 101 1250111 101 1250111 101 1250111 101 1251101 101 1251101 101 1251101 101 1251100 101 1251100 101 1251100 101 1251100 101 1251100 101 1251100 100 1251100 100 1251100 100 1251100 101		235110111111111111111010001 2351110100001010100010101101 235000001000000010011011101 235011101101101010010101 2351111010111100100011001 2351110011010101000011000011001 2351100101010101010101010101 235110010101010101010101011 235111001010101010101010101 2351110000011010010101010101 235001010101010101010101 2350010101010101010101 23500000101010101010101 2350000000001010100011010101 23500000000101010011010101 23500000000010101001010101 23500000000010101001010101 235000000000101010101010101 2350000000000101010101010101 23500000000010101010101010101010101010101	22511013 111 (2251110 100 (2251111 010 (2251111 0110 (2251111 0110 (2251110 011 (225110 011 (225110 011 (2251110 011 (2251110 011 (2251110 011 (2251110 011 (22500 011 (22500 01
## 32 1/w	331 23b 1111111100000000000000000000000000000	(2351111) 111 (2351111) 111 (250211) 110 (250211) 111 (250211) 111 (250211) 111 (251101) 100 (251101) 100 (251101) 100 (251100) 101 (251100) 101 (251100) 101 (2511100) 101 (2511100) 101 (2511100) 101 (2511100) 101 (2511100) 101 (2511111) 101 (2511100) 101 (251111) 101 (2511100) 101		23511011111111111111111010001 235111101000010101001101101011 235111101101110011001001101101101 235111110110111001000110011110 235111101101110011000011001110 2351111001100110110000110101111 235111010011001011101010111 23511110001100101110101011 23511110011011011010101010101010101010101	22b1101 111 (22b1101 200 (23b1000) 100 (23b1000) 100 (23b1110 100 (23b110 100 (23b110 100 (23b110 100 (23b110 100 (23b110 100 (23b1111 100 (23b1111 100 (23b1111 100 (23b0100 11 (23b0100 11 (23b0111 100 (23b011
## 32 1/w ## 33 1/w	331 23b 1111111100000000000000000000000000000	G351111 111. 12b0011 110 12b1110 111 12b1110 111 12b110 111 12b110 111 12b110 110		2351101111111111111111010001 23500000100000010101101100 235000001000000010011011101 23501110101111001000110011101 235011010101000011000011001110 235011001010010100001100001100 23501100100101011100001101 235011001100101011101000111 235011001101010101010100001000 23501100001110100011010001000 235001101001111110000110100 2350010110010101010101000100001 235000000000010101010101010100001 2350000000000101110110101010 235000000000010111011000110100001100000110000	27511013 111 27511019 100 27511019 000 27511019 000 2751111 110 27511101 011 27511001 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511101 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511110 011 27511100
## 32 1/w	331 23b 1111111100000000000000000000000000000	G3511111 111 12b00111 110 12b1111 0111 12b1110 111 12b1110 111 12b1101 100 12b1101 100 12b1101 100 12b1101 100 12b1100 101 12b1100 100 12b1110 100 12b110 100 12b1110 100		2750101111111111111111010001 27501010101010101010101010101010101010101	2751101 111



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

+ <> /fft_32_1/yi21	23'b000111111010111110110010	(23'b0001 111
+ <> /fft_32_1/yr22	23'b11000101010011111011111	(23'b1100010
→ /fft_32_1/yi22	23'b00110000010101111010101	(23'b0011000
+ /fft_32_1/yr23	23'b00100111110101010000100	(23'b0010) 11
+ 🔷 /fft_32_1/yi23	23'b11111111100001111100111110	(23'b1111 11
+ < /fft_32_1/yr24	23'b00000101110000011000011	(23'b0000010
+ 🔷 /fft_32_1/yi24	23'b00000101111101101000110	(23'b00000 10
+ < /fft_32_1/yr25	23'b000000 1000 100 10000 1110 1	(23'b0000001
→ /fft_32_1/yi25	23'b00010110111011000100011	(23'b0001011
+ < /fft_32_1/yr26	23'b0000111111110111111010001	(23'b0000 111
+ > /fft_32_1/yi26	23'b111000110110010011111111	(23'b1110001
+ > /fft_32_1/yr27	23'b00000010010001001001111	(23'b0000001
+ <> /fft_32_1/yi27	23'b1111000000111010101010110	(23'b11111000
+ > /fft_32_1/yr28	23'b00001010111010001000001	(23'b0000 l01
+ 🔷 /fft_32_1/yi28	23'b111101011110111100001101	(23'b1111010
/fft_32_1/yr29	23'b11110010001101010110010	(23'b1111001
+ /fft_32_1/yi29	23'b00001000100011110100010	(23'b0000 100
+ /fft_32_1/yr30	23'b0000000010110111010101011	(23'b00000000
+ > /fft_32_1/yi30	23'b11111000000111001001111	(23'b1111 100
+ <pre>/fft_32_1/yr31</pre>	23'b00000111001100011110110	(23'b00000)11
→ /fft_32_1/yi31	23'b11111111101111001100110	(23'b1111 11
° ≡ ⊕ Now	10 ns	ns 10
Cursor 1	6 ns	6 ns

Fig. 8: Simulated result of 32-Point FFT

5. SYNTHESIS OF 32-POINT FFT

The proposed design of 32-FFT block is synthesized using the Xilinx ISE 10.1 design suite. Thus the RTL block obtained after synthesizing the design is shown below.




Fig. 9: Synthesized Internal RTL architecture of 32-Point FFT

From the above synthesized Internal RTL architecture it clear that whole architecture is divided in five stages and each stage comprises sixteen instances of Butterfly, thus total eighty instances of Butterfly are visible in above shown RTL architecture.

The next is synthesis design summary of 32-Point FFT on Virtex-5 FPGA, it shows the features of the Virtex-5 FPGA used by Xilinx design suite for proposed work. Maximum combinational path delay: 466.732ns.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

Logic Utilization	Used	Available	Utilization		
Number of Slice LUTs	152555	19200	794%		
Number of fully used LUT-FF pairs	0	152555	0%		
Number of bonded IOBs	3148	220	1430%		

Fig	10. Synthesis	design	summary	of 32	-Point	FFT

Delay type	Delay (ns)	Delay (%)
Logic	65.314	14.0
Route	401.418	86.0
Total	466.732	100.0

Table III: Time delay of 32-Point FFT

V.COMPARISON OF RESULT WITH MATLAB 7.11.0.584

Simulated results of synthesizable design of 32-Point FFT using 'STD_logic_1164' package are compared with Matlab and the percentage error is calculated for each output. The comparison table is shown below.

Table IV: Comparison of 32-Point FFT results with Matlab

	FFT Design Output Matlab				Design Output Matlab %Error		r			
	Input		Binary(10 f	raction bits)	Decimal	equivalent	Out	tput		
s/n	Xr	Xi	Yr	Yi	Yr	Yi	Yr	Yi	Er	Ei
0	91.3428	-20.6582	1110010101100.0101101000	1101000110100.0011010001	-851.6484	-1483.7958	-851.64613	-1483.7941	0.00027	0.00011
1	-10.8271	75.999	0000110001101.1101110101	1111111010101.0100111101	397.7285	-42.69042	397.66331	-42.71583	0.01639	0.05948
2	87.5166	-123.214	0000110011011.0111011000	0001000010001.1010101000	411.4609	529.66406	411.52641	529.69893	0.01591	0.00658
3	-474.604	377.223	00001010111100.0110000100	0110001110101.1011101001	348.3789	3189.72753	347.59773	3191.11167	0.22473	0.04337
4	-14.998	-99.9619	0001000101101.1000000010	1101111000010.1001010110	557.5019	-1085.4160	557.52852	1085.55534	0.00476	0.01283
5	-10.8271	-474.604	0001001101111.0010001010	1111000000111.1110011000	623.1347	-504.10156	623.08508	-504.56483	0.00793	0.09181
6	-14.998	170.986	0011000000010.1100101101	11011111111111.1111010001	1528.793	-1024.0458	1538.68797	-1024.3272	0.64301	0.02746
7	21.4551	-382.869	1110100000101.0001010110	00000100000000.1001101110	-762.9160	128.60742	-763.26689	129.02958	0.04597	0.32718
8	91.3428	-20.6582	11110110111110.0110010101	1111001100100.0011001110	-289.6044	-411.79882	-289.60446	-411.79806	0.00001	0.00018
9	-10.8271	75.999	000000010011.1000011001	1100100100101.1111001011	19.52441	-1754.0517	19.40969	-1754.5238	0.59104	0.02690
10	-7.40234	0.743164	1110101110111.0010100111	0110011001001.1101000111	-648.8369	3273.81933	-649.19492	3273.92517	0.05514	0.00323
11	44.5332	27.9365	1111000011001.0111010101	0010000111001.1010001000	-486.5419	1081.63281	-486.75619	1082.09167	0.04005	0.04240
12	87.5166	-123.214	1110110110000.1001101001	0001110101011.11111111001	-591.3974	939.98535	-591.44750	940.05443	0.00846	0.00734
13	-474.604	377.223	0010111001111.0100111010	1100011101100.0000100100	1487.306	-1811.9648	1487.49784	-1812.4950	0.01285	0.02925
14	-14.998	-99.9619	0000011001000.0110011001	1111100001101.1101000111	200,3994	-242.18066	200.49120	-242.12677	0.04578	0.02258
15	-10.8271	-474,604	000000001011.100101010	1111101110111.1110011010	11.58203	-136.09960	11.51392	-136.05351	0.59154	0.03387
16	-14.998	170,986	0011100011111.0110101100	0001010000101.1101100011	1823.417	645.84667	1823.41646	645.84286	0.00008	0.00059
17	21.4551	-382.869	0000001110001.1110001000	1111011011011.1000111101	113.8828	-292.44042	113.95275	-292.35080	0.06137	0.03065
18	91.3428	-20.6582	1111101001100.0110111000	1111000000010,1100000110	-179.570	-509.24414	-179.61587	-509,40605	0.02536	0.03178
19	-10.8271	75,999	1110100111000.1000001100	0111011001100.1101110101	-711.488	*	-710.86521	* _	0.08765	*
						3788.86426		4404.59939		
20	-99.9619	-20.6582i	000000100111.11111111000	0010111110110.1010110100	39.99218	1526.67578	39.96539	1526.81502	0.06703	0.00912
21	-10.8271	75.999	1110111100000.0111011010	00011111110101.1110110010	-543.537	1013.92382	-543.65921	1014.39614	0.02246	0.04656
22	87.5166	-123.214	1100010101001.1111011111	0011000001010.1111010101	-1878.03	1546.95800	-1877.9584	1547.29390	0.00393	0.02170
23	-474.604	377.223	0010011111010.1010000100	1111111100001.0110011110	1274.628	-30.59570	1275.09324	-30.50869	0.03641	0.28519
24	-14.998	-129.91	0000010111110.1101000110	0000010111110.1101000110	184.1904	190.81835	184.19054	190.81853	0.00006	0.00009
25	-10.8271	-474.604	0000001000100.1000011101	0001011011101.1000100011	68.52832	733.53417	68.10462	733.92532	0.62213	0.05329
26	-14.998	170.986	0000111111101.1111010001	1110001101100.1001111111	509.9541	-915.37597	510.29278	-915.35686	0.06637	0.00208
27	21.4551	-382.869	0000001001000.1001001111	1111000000111.0101010110	72.57714	-504.66601	72.86700	-505.08154	0.39779	0.08227
28	91.3428	-20.6582	0000101011101.0001000001	1111010111011.1100001101	349.0634	-324.23730	349.11397	-324.30651	0.01446	0.02134
29	-10.8271	75.999	1111001000110.1010110010	0000100010001.1110100010	-441.326	273.90820	-441.31329	274.44890	0.00291	0.19701
30	55.3164	-129.91	0000000101101.1101010011	1111100000011.1001001111	45.83105	-252.42285	45.77084	-252.53310	0.13154	0.04365
31	63.999	-32.00	0000011100110.0011110110	0000011100110.0011110110	230.2402	-8.40039	230.52839	-8.42202	0.12500	0.25682
						0.149	0.055			
			Av	erage Percentage Error-					0%	9%
				G					0.1024	

*4404.59939 is outside the vector range (4095.99)

VI. CONCLUSION

The HDL design of 32-Point FFT is implemented with IEEE fixed point package, 'fixed_pkg'. This design works properly on Modelsim but is non-synthesizable. A new data structure is devised which is actually a bit vector that fulfills all the complex and real data structure needs. This data structure is completely defined by IEEE package, 'STD_logic_1164. For implementing DSP algorithms using this data structure some specialized arithmetic algorithms are designed. 32-Point FFT



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

is again implemented with this data structure and this design is absolutely synthesizable. Simulated results of synthesizable 32-Point FFT design are compared with Matlab results, and we get average error of 0.1%. This shows that this method of designing and implementing DSP algorithms is very efficient and completely synthesizable.

REFERENCES

- [1] 1076-2008- IEEE Standard VHDL Language Reference Manual, DOI: 10.1109/IEEESTD.2009.4772740, 2009.
- [2] David Bishop, fixed Point Package User's Guide. URL: www.vhdl.org/fphdl/Fixed_ug.pdf.
- [3] Uwe Meyer-Base, Digital Signal Processing With Field Programmable Gate Arrays 3E, 2007
- [4] John G. Proakis, Digital Signal Processing: Principles, algorithms, And Applications, 4E, 2007.
- [5] Charles H. Roth, Digital Systems Design using VHDL, 1998.
- [6] Douglas J. Smith: A practical Guide For Designing, Synthesizing And Simulating Asics And FPGAs Using VHDL Or Verilog, 1996.
- [7] Synthesis Forum of Xilinx, UTL: http://forums.xilinx.com/t5/Synthesis/compilation-of-ieee-proposed-library- fails-ISE-13-2/td-p/200101.
- [8] Software Manual of Xilinx ISE Design suite.