

Volume 3, No. 10, October 2012 Journal of Global Research in Computer Science



RESEARCH PAPER

Available Online at www.jgrcs.info

CLOCKING STRATEGIES IN HIGH SPEED I/O USING PLL

Namita Jain M.Tech(VLSI),Mewar University Chittorgarh(Raj.) India namitajain2000@gmail.com

Abstract: The normal clocking strategies are not applicable at very high frequencies due to the signal integrity problems. The speed of any high speed circuit is ultimately determined by the I/O circuits associated with it. This paper describes a comparison between different clocking strategies and gives a range of application of these.

During 1970-1990, gates switched so slowly that - digital signals actually looked like ones and zeros. Analog modeling of signal propagation was not necessary. At today's speeds the simple, passive elements of a system viz, Wires, PC boards traces, Connectors, and Chip Packages - make up a significant part of the overall signal delay. Further these elements cause glitches, resets, logic errors, and other problems. As the designs are pushed towards higher operating speeds. For high-performance boards, MCMs and systems, interconnect design must be specified and driven from electrical requirements to: (1)Meet setup and hold times & guarantee signal integrity (2)Avoid design / layout / verification iterations (3)Ensure low manufacturing costs and high reliability

The conventional signaling technique, called Common Clock (CC) signaling [support by reference], relies on a single system clock distributed to all bus agents as a common reference. All transactions are performed latch-to-latch using this common clock reference.

Trace propagation delays are governed by trace length. Trace lengths are often governed by the thermal solution. As speeds increase, heat sinks get larger and force components farther away from each other, which limit the speed of a common-clock bus design.

Source-Synchronous clocking refers to the technique of sourcing a clock along with the data. Specifically, the timing of unidirectional data signals is referenced to a clock (often called the strobe) sourced by the same device that generates those signals, and not to a global clock (i.e. generated by a bus master). A reason that source-synchronous clocking is useful is that it has been observed that all of the circuits within a given semiconductor device experience roughly the same process-voltage-temperature (PVT) variation. This means signal propagation delay experienced by the data through a device tracks the delay experienced by the clock through that same device over PVT

A more radical approach for reducing the clocking overhead is to eliminate the clock entirely. Such designs are called self-timed designs. Self-timed systems provide completion information along with their data values. This completion information controls the sequencing of data through the machine and can be encoded in the data (true self-timing) or can be generated by using delay-matching circuits.

Keywords: clocking; strategies; PLL; I/O Circuits

INTRODUCTION

High-speed input/output circuits are becoming increasingly critical as technology scales to increase system band- width and decrease power dissipation, die area and system cost. Once used primarily for serial PHYs, high-speed I/O circuits are rapidly becoming the technology of choice for all intrasystem connections as well. High-speed I/Os integrated in large numbers enable chips with over 1 Tb/s of I/O bandwidth today. Furthermore, the per-pin bandwidth **scales** with device speed, at \approx 20% per year. As this trend continues, chips with many hundreds of 20 Gb/s I/Os will be feasible by 2010.

High-speed I/Os use *incident-wave signaling* in which a signal is detected on its first traversal of the signal line (the incident wave) and absorbed by a receive termination. This enables the data bandwidth to scale with transistor performance, independent of the length of the line. At high data rates, several bits may be in transit at once — pipelined along the length of the line. In contrast, traditional I/O designs, e.g., LVCMOS, have a bandwidth that is limited by the length of the signal line rather than transistor performance. Without matched terminations, these I/O systems have to *ring-up* the signal wire over several round-trip de-lays to reliably send one bit. Their data bandwidth is tied to the length of the line, independent of transistor performance than half of the power dissipation of many systems today is I/O power, and the fraction of power due

to I/O is increasing. The dynamic power of a logic function scales as α^3 (where gate length scales as α) while a portion of I/O power scales only with α , because a certain amount of current must be delivered to a load that is matched to the line impedance to reliably detect the signal. The mini- mum current required per I/O is nearly constant, independent of bit rate; thus high-speed I/Os give more bandwidth for this fixed power. Furthermore, the additional power required to build a sophisticated high-speed I/O often scales with α^3 , like the core logic. Thus, a better process technology not only enables a higher bandwidth per channel but also reduces the energy consumed per bit.

There are two fundamental challenges to continued scaling of high-speed I/Os: band-limited channels and timing uncertainty. As data rates increase, channel bandwidth becomes limited by the frequency-dependent loss (FDL) of the channel. The distance that a signal can be reliably propagated decreases with the square-root of signal bandwidth for cables (where skin-effect dominates) and linearly with signal bandwidth for circuit boards (where dielectric absorption dominates). Equalization can cancel the frequency- dependent part of the attenuation. However, the magnitude of the attenuation is ultimately a limiting factor. Also, as attenuation levels increase, care must be taken to avoid near- end cross-talk, which is becoming a significant problem in legacy systems.

As signal rates scale, the timing jitter of a high-speed I/O

must decrease to remain a constant fraction of a bit time or unit interval (UI). Power supply noise, substrate noise and thermal noise are the most important contributors to clock jitter. Fortunately, our analyses show that by increasing reference clock frequencies and devoting a larger fraction of I/O area to clock circuits, timing jitter can be made to scale with bit time. Overall, it appears that there are no major obstacles to achieving 40 Gb/s signaling rates over boards, backplanes, and short-distance cables (tens of meters). Hence signaling rates should continue to scale with transistor performance to at least this speed.

The remainder of this paper describes high-speed I/O circuits in more detail. Section 2 describes the architecture of a typical high-speed I/O and the details of some of its components. Section 3 discusses the current state-of-the-art in high-speed I/O technology and the future challenges posed by channel attenuation and clock jitter.

A TYPICAL HIGH SPEED I/O

Top Level Architecture:

Figure 1 shows a typical high-speed I/O¹. The transmitter converts N-bits of parallel data from the *core logic* into a two-bit stream, and then 2:1 multiplexer gates out two symbols per clock cycle with precise timing. The re-timer ensures the data are positioned correctly for multiplexing. A higher multiplexing ratio can be implemented with more clock phases to further reduce the frequency requirement. However, in multiplexed systems any phase mismatch between different clock phases results in deterministic jitter in the serialized data. To avoid this, the data can be retimed with a full bit-rate clock before the final output driver, at the expense of higher power consumption and a lower data rate [2]. A pseudo-random bit sequence (PRBS) generator is usually built in for at-speed testing.

A bank of samplers in the receiver samples the bit stream on evenly spaced clock phases to de-multiplex the data directly, easing the frequency requirement. This multiphase approach suffers the same deterministic jitter problem as its counterpart at the transmitter. The clock recovery unit adjusts the clock phase to place the data samples in the middle of the bit cell. The adjustment is performed by sampling both the center (the samplers labeled C) and edge (the samplers labeled E) of each bit cell. On a transition, the value of the edge sample determines if the sampling clock is *early* or *late*². The 2-bit data from the samplers are desterilized into an N-bit parallel data suitable for the digital logics.

Bandwidth Limitations:

The bandwidth achievable by a signaling system is limited by attenuation, interference, and jitter. These factors are illustrated in the conceptual *eye diagram* of Figure 2. Constructed by *folding* the data waveform into a symbol time, an eye diagram shows variations of signal amplitude (volt- age noise) and timing (jitter) across bit cells. The rectangle in the middle represents the *eye opening*, which must be wider than the receiver jitter plus aperture³ and taller than the receive sensitivity. That is, $tb \ge t_r + t_a + t_{u,all}$, where tb is the bit time, t_r is the rise time, t_a is the receiver aperture, and $t_{u,all}$ is the total timing uncertainty of the system [4]. For most systems, the dominant component is $t_{u,all}$, caused mostly by clock jitter, intersymbol interference (ISI) and crosstalk.

Input offset is often the largest component of the receiver sensitivity. As shown in Figure a digital calibration scheme can cancel this offset with digitally trimmed current sources trained at startup [6] [11]. With this method, the offset is reduced from > 100 mV to < 10 mV.

Clock Multiplier:

A clock multiplier multiplies the reference clock up to the multiplexing rate. Two common implementations are a phase-locked loop (PLL), shown in Figure 4, and a multiplying delay-locked loop (MDLL), shown in Figure 5. In a PLL, the bandwidth of the feedback loop should be high to reject the oscillator jitter since a low-jitter reference clock is often provided (e.g., from a crystal). In practice, however, the bandwidth of a PLL is limited to about 5% of the reference clock frequency due to the delay around the loop [9] [14]. In contrast, an MDLL, shown in Figure 5, periodically injects the clean reference clock into the oscillator to *reset* the phase error every reference clock cycle [5] [12]. In this implementation, the pulsar generates an enable pulse for the multiplexer (so that the clean reference clock can be mixed in) and the phase detector (so that only one oscillator edge per reference clock cycle is compared).



Figure 1: A typical high-speed I/O architecture.



Figure 6 illustrates the response of a PLL and a MDLL to a frequency shift (or a phase ramp), which is a common test for the jitter performance of clock generation circuits since supply noise exhibits a similar behavior. Jitter in a PLL accumulates until the loop is able to respond. Both the peak jitter amplitude and the time it occurs are approximately inversely proportional to the loop bandwidth. In contrast, the clean reference clock resets the jitter in a MDLL every reference clock cycle. The peak of the saw tooth decays as the loop gradually corrects the frequency offset. It can be shown that even with the upper bandwidth limit, a PLL exhibits more than twice the peak jitter amplitude compared with a MDLL, which does not require a high loop bandwidth to achieve low jitter.

Clock Recovery:

The clock recovery block determines where to position. In this example, a signal can only go in one direction on a channel. Simultaneous bidirectional signaling allows signals to flow in both directions on one channel but will not be discussed in this paper since it is rarely encountered. the sampling clocks. A PLL locked to the receiver input is often used for this function. Unlike the clock multiplier at the transmitter, the high-jitter receiver input necessitates a low loop bandwidth, which is in **cbirct** with oscillator jitter rejection. A *dual-loop* approach, in which a high-bandwidth clock multiplier is used to multiply a low-jitter reference clock and a separate low-bandwidth loop is used for receiver Most dual-loop systems use a first-order receiver tracking loop, as shown in the first dashed box in Figure 7. The binary *early/late* indications from the phase detector are passed

through a phase filter to reduce noise due to input jitter. The filter output controls the phase of the sampling clocks through a *timing vernier* that changes the phase of the clock multiplier output. With a plesiochronous input, this results in either phase lag, if the loop is too slow to track the input, or phase wander, if the loop is too fast to filter the input jitter, or both. A second-order receiver tracking loop eliminates these phase errors by estimating the frequency of the input signal.

The frequency tracking loop, shown in the second dashed box in Figure 7, integrates the output of the phase filter to estimate the frequency of the received signal and sends a stream of up/dn signals to compensate for any offset from the reference clock frequency. This enables a slow loop to be used to filter input jitter without causing phase lag [13]. The advantage of using a digital implementation is that many loop parameters, such as the length of the phase filter and the frequency filter, can be made programmable (e.g., to maximize jitter filtering or minimize lock time). Furthermore, the digital control to the timing vernier can be easily bypassed to allow flexible positioning of the sampling clocks for testing purposes.

Equalization:

Skin effect, dielectric absorption and discontinuities cause a channel to exhibit *frequency-dependent loss* (FDL). A pulse representing a bit not only gets *attenuated* by the channel but is *spread out* in time, causing ISI. Figure 8 shows the frequency response and the 6.25 GB/s pulse response of a backplane channel. A significant amount of ISI is present at the adjacent sample points in the pulse response (the vertical grid lines are spaced at the sample points, 160 ps apart).

A filter, or equalizer, with an inverse channel response can be used to counteract FDL. A commonly used filter is a discrete-time symbol-spaced FIR filter. Oftentimes it is implemented at the transmitter (transmitter pre-emphasis) with direct current summing of different taps at the output [3] [11]. Figure 8 shows the effect of a 4-tap filter (1 main tap and 3 post-cursor taps) in the frequency domain and time domain on the same backplane channel. Since a portion of the available transmitter current is assigned to the equalization taps, in effect transmitter pre-emphasis *attenuates* the low-frequency component to achieve a flat spectrum over- all. With pre-emphasis, the amount of ISI is significantly reduced. As shown in Figure 8, it opens up a completely closed eye (PRBS 23 pattern).

Sometimes it is beneficial to place the equalizer at the receiver. Although a discrete-time FIR approach can be used, it is significantly more complicated than transmitter preemphasis since high-speed sampling, multiplication, and addition of analog values are required. An alternative is an active high-pass filter, shown in Figure 9 [6]. The gain of this circuit goes up with frequency as the capacitor decreases the amount of source degeneration. The equalization gain can be adjusted through the variable resistors.

FUTURE CHALLENGES

As gate lengths are scaled by α (at a rate of about 20% per year), gate delay also scales as α and transistor ωT scales as $1/\alpha$. Signaling bandwidth can also scale as $1/\alpha$ if the timing uncertainties, dominated by clock jitter and channel interference can be made to scale at the same rate. This section investigates the scalability of clock jitter and discusses how channel interference can be improved through circuit level and system level techniques. With careful circuit and system design, we expect the bandwidth of elec- trical signals on boards, over backplanes, and over cables to scale to at least 40 Gb/s. I/O energy per bit is expected to scale as α to α^2 in the near future, but will eventually be limited by α . In contrast, the switching energy per func- tion for digital logic scales as α^3 . As a result, the fraction of I/O power in a system will increase for the foreseeable future.

Scalability of Clock Jitter:

Analysis of a CMOS inverter ring oscillator suggests that clock jitter can be made to scale with α if higher reference clock frequencies are used and if an increasing percentage of I/O area and power is devoted to clock generation. We investigate the effects of the three most important noise sources: power supply noise, substrate noise, and thermal noise.

Power Supply Noise: A k% change in supply voltage results in a k% change in the period of a CMOS ring oscillator. Assuming that supply noise remains a constant fraction of the supply, if the reference clock frequency re- mains constant, the p-p jitter will remain constant since both the rate and the duration of jitter accumulation are fixed. In other words, jitter as a percentage of the bit time in- creases. To ameliorate this problem, we can increase the supply noise rejection and/or increase the reference clock frequency.

Local supply regulation, shown in Figure 10, is commonly used to isolate critical circuits [11]. On-chip digital switching often generates significant supply noise. To firstorder approximation, the amount of noise rejection by this type of regulator is proportional to C_1/C_2 . Therefore, supply rejection can always be improved with area. It also improves with process scaling as long as the *area* of $C_{1 \text{ scales}}$ slower than α^2 . For multiphase oscillators, however, the area of the delay element often needs to remain constant to keep phase mismatch a fixed fraction of the bit time. In this case, the area of C₁ must *increase* with process scaling to improve the supply rejection. A bit-rate oscillator is advantageous in this regard since it does not rely on matching of the delay stages to produce precise clock phases. The frequency of the crystal reference is limited by its thickness and cannot be expected to scale as aggressively as the semiconductor technology. Since on-chip LC oscillators exhibit a much better jitter performance, it is advantageous to multiply the reference clock to an intermediate frequency with a global on-chip LC oscillator and use local ring oscillators to generate the final high-frequency clocks whenever integration or tunability is a concern. Fortunately, the Q of onchip inductors is improving with the availability of more metal layers in advanced CMOS processes.

With a combination of higher reference clock frequencies and better supply noise rejection, jitter induced by power supply noise should continue to scale with the bit time in the foreseeable future.

Substrate Noise: also caused mostly by digital switching, is a major concern in highly integrated applications. Fortunately, process remedies are now readily available to reduce its effect. For example, many processes now offer deep NWELL to isolate a sub-circuit from the rest of the chip. Recent work has demonstrated better than 50 dB attenuation of substrate noise with only $200\mu m$ of separation in an epi process [8]. Judicious use of this structure should keep substrate noise a negligible effect on sensitive circuits such as clock generators.

Thermal Noise: Unlike supply and substrate noise whose magnitude can be attenuated externally, thermal noise is inherent in the device⁴. The rms jitter of an N-stage CMOS ring oscillator when placed in a PLL or a MDLL is [10] [15] where f_0 is the oscillator frequency. For a PLL, τ_L is $1/2\pi f_L$, where f_L is the loop bandwidth. For a MDLL, τ_L is $1/f_{ref}$, where f_{ref} is the reference clock frequency. Γ is the impulse sensitivity function (ISF) and determines the sensitivity of the oscillator to a noise impulse [10]. For ex- ample, noise occurring at the edge of the clock produces more jitter than that at the peaks. It can be shown that Γ_{TMS} scales as $\alpha^{1.5}$

due to sharper edges at higher frequencies. CV_{SW} is the maximum charge swing and determines how easily the oscillator nodes can be moved. It scales as α^2 .

 $i^2 /\Delta f$ is the amount of thermal noise on one node and re- *n* mains approximately the same with scaling⁵. This analysis indicates that while the clock period scales as α , the rms jitter scales as α for a fixed reference clock frequency and as α if the reference clock frequency scales at the same time.

Furthermore, increasing the width of the delay element improves jitter in a square root fashion due to a higher charge swing.

It is instructive to compare the magnitude of jitter induced by thermal noise and that induced by supply noise.

Recent measurement of a $0.25\mu m$ 1.33 GHz CMOS ring oscillator showed a thermal-noise-induced phase noise of 111.5 dBc/Hz at a 1 MHz offset from the carrier [10]. For a MDLL with a multiplication factor of 10, this roughly translates into a rms jitter of 0.173 ps at the end of a reference clock period. The p-p jitter for $< 10^{-15}$ probability is 2.77 ps. In contrast, a 5% supply noise with a 20 dB power supply rejection results in roughly 37 ps p-p jitter.

In summary, by increasing the reference clock frequency and increasing the oscillator width, thermal-noise-induced jitter should scale well with the bit time. In addition, in highly integrated applications, thermal noise will likely re- main a negligible effect for the foreseeable future.

Channel:

High-speed I/Os are typically used between chips on a printed circuit board, across a connectorized backplane, and across short distance cables (tens of meters). The FDL (in dB) scales linearly with bandwidth for typical circuit boards, where dielectric absorption dominates, and as the square-root of bandwidth for cables, where skin effect dominates. In addition, discontinuities can cause significant FDL beyond these fundamental loss mechanisms. While equalization can flatten the spectrum of these channels, total attenuation as well as external interferences will ultimately limit the achievable bit rate. In this section we focus on backplane channels because they are the most challenging in terms of attenuation and cross-talk.

For many systems (e.g., switches and routers), bandwidth is upgraded through gradual replacement of cards in an existing backplane. These *legacy* backplanes, suitable for the speed requirement at the time they are designed, often exhibit very high attenuation and very low signal- tointerference ratio (SIR) as bit rate increases. Figure 11 shows the cumulative distribution functions (CDFs) of ISI, 8 cross-talk aggressors, and the total (ISI plus cross-talk) for one such backplane (same channel as Figure 8) running at 6.25 Gb/s. The right side of the plot stops at the amplitude of the received pulse. Therefore, the probability of a bit error due to a particular interference is the intersection of the curve with the y-axis. Although a 4-tap equalizer is used, the bit-errorrate (BER) is still unacceptably high at 10^{-7} .

The decreasing signal-to-interference ratio is best managed through a combination of circuit level and system level improvements. Currently, most high-speed I/Os use a 2-tap linear filter that is manually adjusted through either trialand-error or channel analysis. As longer filters are required to further remove the ISI, adaptive equalization, in which the tap coefficients are optimized by hardware, becomes an a critical requirement [20]. It not only obviates the need for user intervention that is often time consuming but also improves the effectiveness of equalization by including the effects of package and termination non-idealities that are lost in s parameter or eye measurements. A non-linear filter, such as a decision-feedback equalizer (DFE), can further improve the margin by equalizing the signal without amplifying the cross-talk. In contrast, a high-pass linear filter commonly used to equalize the channel amplifies the highpass cross-talk significantly.

Because the channel response attenuates while the crosstalk amplifies at high-frequencies, sending more bits per unit bandwidth through multi-level signaling is an attractive way to manage this problem [7]. Figure 12 compares binary and 4level eye diagrams for the same symbol rate. The horizontal eye opening of 4-level signaling is less than binary signaling due to limited slew rate. Furthermore, its vertical eye opening is *less* than 1/3 that of binary signaling due to the voltage noise at the intermediate level (V_n) . Multi-level signaling often requires additional overhead bandwidth to ensure enough useful transitions⁶ are present for clock recovery. The exact benefit of multi-level signaling needs to be simulated on a per-channel basis, performing an analysis similar to that shown in Figure 11. However, a useful ruleof-thumb is that the SIR must increase by at least 12 dB in the octave from 1/4 to 1/2 the bit rate for 4-level signaling to be advantageous.



Figure : A digital clock recovery architecture.

Careful system design is needed in addition circuit level innovations to sustain continuous bandwidth scaling. For example, via stubs often cause FDL to be much worse than expected from skin effect and dielectric loss due to quarter wavelength resonance. *Back-drilling*, in which the unused portion of the via is removed, provides a very cost- effective way to push out this resonance [18]. Without back- drilling, a 180 mil thick FR4 backplane via stub creates a resonance at about 5 GHz for typical via sizes.

The primary source of cross-talk in most systems is the backplane connector. New connectors are being introduced with ground shields completely surrounding each signal pair to reduce cross-talk. Signals flowing in opposite directions are isolated from each other to avoid near-end cross- talk, which is much more detrimental than far-end cross-talk since the interference is not attenuated by the full length of the channel along with the signal. Cross-talk coupling less than -50 dB has been demonstrated on a typical backplane with these improvements [18] [17].

With 50 mV receiver sensitivity now available in commercial high-speed I/Os, 26 dB of FDL at 1/2 bit rate can be tolerated for a typical 1 V p-p input. Using the techniques mentioned above, along with low-loss laminates, < 20 dB of FDL up to 10 GHz has been demonstrated on fully connectorized backplane channels up to 70cm. 10 Gb/s data transmission without any equalization has been demonstrated. and 20 Gb/s data transmission with simple 2-tap preemphasis is now possible [17] [16]. With further investment, it appears that achieving < 30 dB FDL up to 20 GHz and one meter is not out of reach. This, combined with further process and circuit Improvements on receiver sensitivity, jitter, and equalization, should enable a 40 GB/s transceiver over backplanes in the future. Of course, these benefits cannot be fully realized unless the whole system, including the backplane, is completely upgraded.

Current State-of-the-Art and Future Trend:

Figure shows that the bandwidth of production back- plane

channels has been doubling every two years since 1999. 3.125 Gb/s channels are now commonplace and 6.25 Gb/s and 10 Gb/s channels have been demonstrated [6] [21]. It is clear that this bandwidth growth trend is not sustainable since device speed is only doubling every 3-4 years. Techniques such as multi-level sig naling only provide a onetime bandwidth increase. Since 1999, I/O technology has been *catching up* to the semiconductor technology, making the super Moore's Law bandwidth trend possible. A practical limit of the symbol time for high-speed I/Os is about 2 FO4 (fan-out of 4 inverter delay). In 0.13µm CMOS technologies, this limit is about 7 Gb/s (or 12 Gb/s for 4level signaling). It is expected that the per-channel backplane bandwidth growth will be limited by semiconductor scaling beyond 10 Gb/s and at least up to 40 Gb/s when the channel imperfections be- come the critical bottleneck.

High-speed I/O energy per bit will ultimately be limited by the transmitter output drive, which requires at least a constant current to overcome fixed noise and higher loss in the channel. As a result, transmit energy per bit scales as α . For a CMOS inverter based multi-phase clock multiplier, energy per bit also scales as α since gate capacitance must increase to scale transistor mismatch. For a bit-rate oscillator, where matching is less of an issue, energy per bit scales as α^3 . The rest of the circuits, including the transceiver data paths and the digital clock recovery unit, are digital logic and hence scale as α^3 . As a result, the energy per bit for one high-speed I/O is expected to scale as α to α^2 in the near future, but will eventually be limited by α . In comparison, the switching energy for a digital logic function scales as α^3 . This α^2 difference in scaling is partly offset by increased integration. As $G = 1/\alpha^3$ more core logic bandwidth is integrated on a chip (holding total core power constant), Rent's rule suggests that only $I = G^{2/3} = 1/\alpha^2$ more I/O bandwidth will be required, consuming $1/\alpha$ times as much I/O power. The ratio of I/O power to core power on a chip will hence increase by $1/\alpha$ with technology scaling.

CONCLUSION

No clocking strategy exist which can be treated as perfect for high speed, Every strategy has its pros and cons. For example the source synchronous clocking provides an excellent clocking strategy against PVT variation because the data as well as clock is derived by the same source but one drawback of using source-synchronous clocking is the creation of a separate clock-domain at the receiving device, namely the clock-domain of the strobe generated by the transmitting device. This strobe clock-domain are more often not synchronous to the core clock domain of the receiving device. For proper operation of the received data with other data already present in the device, an additional stage of synchronization logic will be required to transfer the received data into the core clock-domain of the receiving device. This stage can often be found along side with source synchronous logic. This usually results in greater system complexity compared to globally-clocked systems. The CML strategy is used where the dynamic power dissipation is more but it enhances the static power dissipation compare to the CMOS logic.



Figure : CDFs of channel interference for a backplane, including the effects of clock random $jitt_{T}$ (RJ) and deterministic jitter (DJ).

REFRENCES

- [1]. J. D. H. Alexander. Clock recovery from random binary data. *Electronics Letters*, 11:541-542, Oct. 1975.
- [2]. J. Caoetal. OC-192 transmitter and receiver in standard 0.18μm CMOS. *IEEE J. Solid-State Circuits*, 37:1768-1779,Dec
- [3]. W. J. Dally and J. W. Poulton. *Digital Systems Engineering*. Cambridge University Press, 1998.
- [4]. R. Farjad-Radetal. A low-power multiplying DLL for low-Jitter multigigahertz clock generation in highly integrated digital chips. *IEEE J. Solid-State Circuits*, 37:1804-1812, Dec. 2002.
- [5]. "CMOS Current Mode Logic Gates for High-Speed Applications"Lisha Li, Sripriya Raghavendran, and Donald T. Comer. 12th NASA Symposium on VLSI Design, Coeur d'Alene, Idaho, USA, Oct. 4-5, 2005
- [6]. R. Farjad-Rad, C.-K. K. Yang, and M. Horowitz. A 0.3μm CMOS 8-Gb/s 4-PAM serial link transceiver. *IEEE J. Solid-State Circuits*, 35:757-764, May 2000.
- [7]. L. M. Franca-Neto et al. Enabling high-performance mixed- signal system-on-a-chip (SoC) in high performance logic CMOS technology. In *Symposium on VLSI Circuits Dig. Tech. Papers*, pages 164-167, 2002.
- [8]. F. M. Gardner. Charge-pump phase-locked loops. *IEEE Trans. Comm.*, COM-28:1849-1858, Nov. 1980.
- [9]. A. Hajimiri and T. H. Lee. *The Design of Low Noise Oscil-lators*. Kluwer Academic Publishers, 1999.
- [10]. M.-J. E. Lee, W. J. Dally, and P. Chiang. Low-power, area- efficient, high-speed serial I/O circuit techniques. *IEEE J. Solid-State Circuits*, 35:1591-1599, Nov. 2000.
- [11]. M.-J. E. Leetal. Jitter transfer characteristics of delaylocked loops - theories and design techniques. *IEEE J. Solid-State Circuits*, 38:614-621, Apr. 2003.
- [12]. M.-J. E. Lee et al. A second-order semi-digital clock recovery circuit based on injection locking. In *ISSCC Dig. Tech. Papers*, pages 74-75, 2003.