

(An ISO 3297: 2007 Certified Organization) Vol. 2, Issue 11, November 2014

Design and Analysis of Digital Circuits Using Quantum Dot Cellular Automata (QCA)

M.Prabakaran¹, J.Alphas Jeba Singh²

PG Scholar [Applied Electronics], Dept. of ECE, Muthayanmal Engineering College, Rasipuram, Tamil Nadu, India¹

Assistant Professor, Dept. of ECE, Muthayammal Engineering College, Rasipuram, Tamil Nadu, India²

ABSTRACT: Quantum Dot Cellular Automata (QCA) is one of the emerging trends in the field of nanotechnology which help to overcome the limitations of CMOS technology. QCA is simple in structure having significantly lesser elements as compared to CMOS design. It has the potential for attractive features such as faster speed, smaller size and low power consumption than transistor based technology. Quantum-dot cellular automata have a simple cell as the basic element. The cell is used as a building block to construct gates, wires, and memories. By taking the advantages of QCA are able to design interesting computational architectures. Unlike conventional computers in which information is transferred from one place to another by means of electrical current, QCA transfers information by propagating a polarization state. This paper proposes a detailed design and analysis of digital circuits such as combinational and sequential circuits for quantum-dot cellular automata.

KEYWORDS: QCA, Full adder, Ring counter, T FlipFlop.

I. INTRODUCTION

A.QCA cell

A quantum-dot cellular automata (QCA) is a square nanostructure of electron wells confining free electrons. Each cell has four quantum dots which can hold a single electron per dot. The four dots are located at the corners of the cell and only two electrons are injected into a cell. By the clocking mechanism, the electrons can tunnel through to neigh boring cells during the clock transition by the interaction between electrons. A high potential barrier at the settled clock signal locks the state and results in a local polarization which is determined by Coulombic repulsion. The two electrons reside in opposite corners so that two polarizations are possible as seen in Fig. 1. Those two binary states can be used to make QCA cell[1] a storage cell, a computing cell, or a wire.



Figure.1 QCA Cell

B. Signal flow

A series of QCA cells act like a wire. An illustration of a QCA wire is shown in Fig. 2. During each clock cycle half of the wire is active for signal propagation, while the other half is stable. During the next clock cycle, half of the previous active clock zone is deactivated and the remaining active zone cells trigger the newly activated cells to be polarized. Thus signals propagate from one clock zone to the next.



(An ISO 3297: 2007 Certified Organization)





Figure.2 Signal Flow

C.QCA Clock

The circuit area is divided into four sections and they are driven by four phase clock signals. As shown in Fig. 3, there is a 90 degree phase shift from one section to the next. In each clock zone, the clock signal has four states: high-to low, low, low-to-high, and high. The cell begins computing during the high-to-low state and holds the value during the low state. The cell is released when the clock is in the low-to-high state and inactive during the high state.



Figure.3 Clock Zones

The QCA clocking [3] signal is used to control the signal propagation along the QCA cells arrangement. There are Four-Different Clocking Phases such as "SWITCH, HOLD, RELEASE and RELAX".



Figure.4 Clock Phase

SWITCH:

During this phase, the inter-dot barriers are slowly raised and the computation takes place according to QCA cell arrangement.

HOLD:

In this phase, the inter-dot barriers are kept high and the QCA cells retain their states.

RELEASE:

During this phase, the barriers are lowered and the cells are allowed to relax to unpolarized states.

Copyright to IJIRCCE



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

RELAX: The barriers are kept low and the cells remain in unpolarized state.

II.RELATED WORK

In [2] authors presents a brief review about the Equivalent circuit of a three input majority gate for clocked implementation state is presented. The output voltage of a clocked logical QCA circuit which is a three-input majority gate is simulated. For this scope a model simulated with MATLAB is used to simulate clocked QCA circuits.In [3] authors will characterize the method for the implementation of wire-crossing networks using quantum-dot cellular automata (QCA) cells. Such wire-crossing networks, also called crossbar networks, are an important part of modern programmable logic devices, such as programmable arrays of logic. In [4] authors proposed a project to create a novel design and simulation tool for quantum-dot cellular automata (QCA), namely QCA Designer. QCA logic and circuit designers require a rapid and accurate simulation and design layout tool to determine the functionality of QCA circuits. QCA Designer gives the designer the ability to quickly layout a QCA design by providing an extensive set of CAD tools. As well, several simulation engines facilitate rapid and accurate simulation. In [6] authors proposed an efficient methodology for majority logic synthesis of arbitrary Boolean functions and proved that our method provides a minimal majority expression and an optimal QCA layout for any given three-variable Boolean function. In order to obtain highquality decomposed Boolean networks and introduced a new decomposition scheme that can decompose all Boolean networks efficiently.In [7] authors had deals with the design of concurrently testable latches which are based on reversible conservative logic for molecular QCA. Conservative reversible circuits are a specific type of reversible circuits, in which there would be an equal number of 1's in the outputs as there would be on the inputs, in addition to one-to-one mapping. Thus, conservative logic is parity-preserving, i.e., the parity of the input vectors is equal to that of the output vectors.

III. LOGIC GATES

Logic gates[2] are required to build arithmetic circuits. In QCA, inverters and three-input majority gates serve as the fundamental gates.

A.Majority Gate

The governing equation for the majority gate is M (a; b; c) = ab+bc + ca. Fig. 5 shows the gate symbols and their layouts. Two input AND and OR gates can be implemented with 3 input majority gates by setting one input to a constant. With ANDs, ORs, and inverters, any logic function can be realized.



B.QCA Inverter

QCA Inverter can be implemented in position QCA cells to invert the output from input logic level.



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014



Figure.6 Inverter

IV. CROSSOVER AND MULTILAYER DESIGN

In QCA, there are two crossover options. They are coplanar crossings and multilayer crossovers. It has been believed that single layer designs are possible with QCA because of the ability to create co-planner crossovers. Coplanar crossings require using two cell types (regular and rotated). The regular cell and the rotated cell do not interact with each other when they properly aligned, so rotated cells can be used for coplanar wire crossing. They have very little mutual interaction. In the coplanar crossing, rotated cells are used when two wires cross. In a coplanar crossing, there is a possibility of a loose binding of the signal which causes a discontinuity of the signal propagation and there is the possibility of back-propagation from the far side constant input. So putting enough clock zones between the regular cells across the rotated cells is required. So the complex circuits using coplanar crossover are very likely fail. As well, the crossover is extremely sensitive to fabrication errors and depends on the ability to fabricate two types of QCA cells. Therefore is presented a solution to this Problem.



Figure.7 Multilayer design

V. CIRCUIT IMPLEMENTATION

The QCA full adder design is shown in Fig. 8. The QCA ring counter design is shown in Fig. 10. The QCA T FlipFlop design is shown in Fig. 12 proposed QCA multiplexor has been designed and simulated using the QCA Designer tool. This tool allows users to do a custom layout and then verify QCA circuit functionality by simulations. It includes two different simulations engines such as a bistable approximation and a coherence vector. The current QCA technology does not specifically set the possible operating frequency and actual propagation delays. Thus, the maximum cell count can be set as a design parameter [6].



(An ISO 3297: 2007 Certified Organization)



Figure.8 Full adder

A full adder is a combinational circuit that forms the arithmetic sum of three input bits. Two of the input variables, denoted by a and b, represent the two significant bits to be added. The third input c,represents the carry from the previous lower significant position. The QCA design of full adder is used to three majority gates and two inverters shown in fig.8 and the simulation result is shown in fig.9.

Expression of full adder:

Sum = a'b'c + a'bc'+ ab'c'+ abc = majority[majority(a,b,c)', majority(a,b,c'),c] Carry = ab+bc+ca = majority(a,b,c)



Figure.10 Ring counter

000

00

00



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

The 4-bit QCA ring counter design is shown in Fig.10. As it was said, every different subsequent four clockzones is repeated alternatively and operates as a D-FF. It is necessary that D-FF3 output shift to D-FF0 after every clock cycle. So, feedback path only includes a complete clock cycle, and the simulation output is show in fig.11.



Figure. 11 Simulation output

•		•		•				•	• •		• •	• •	• •				•				• •		•		
										-				-					_				-		
									10.4	> 11 - O	_ e	0.0	12	• IF	0.0	ျမားစ	10	9	00	0.0	00	- L C .	<u> </u>		
					_				0.0	10		00	ų p	~ 1 k	0.0	o o	0	0	00	00	00	$ \leq $	<u></u>		
					0.0		0		0 0														0		
						-П-	-		10.0	- T													-		
		00	10	101	0.0	2		0.0	n le is	110	101	0.0	112	• Is	0.0	le o							_		
		00	10		0.0			o c	0.0	Пе		0.0		• II:	0.0	00						14	0		
	1	00	1		loie		ল		lo ic							Die	1								
		0.0		•	10°c	stie:	ъI		10 o	- 1			• •			10 0		-				141	-10		
	ì	20			<u> </u>	÷			finde							in the	. 1					121	of the		
		8.8							1816	5 H -						16-6						121	<u>ə</u> ł		
		20						0.0	1.55	- 10													- t		
		X X					-	X - 2	HXO	C F -						-E - Z						-12-1	<u>≍⊦ (</u>	- ·	
	-	_					-	-					-		-						_		×	-	
		9.9						100	1.0				12.	×ю		HE Y	12	- H 1		99	12 2	н 🖂	9 H S		
	_ !	-				-	_			_			124	9.16	9.99						0.0		2 (12	<u> </u>	
		<u> </u>				12	91	9.9	119 9							10 0				0.0					
	_	00				_ <u>je</u>		0.0	10.0	<u>.</u>								_		00					
		0,0							10.0	п.						P 0		. 8		0.0	Jo. 0				
		0,0							Joie	Ц.						pp	- L	. 19	- o j	0,0	مرمز				
	1	ala							lois	• f =)e le	1	1	10			er er			
		00							10.0	× 1 –						10.0	· F · · ·	- K	00		10.0				
-	1	00		-					lois	1	•		• •							00	<u> </u>	• •	•		
		0'0		•					10.0	× 1	•		• •			1010		-		0.0				10.	
	- 1	<u>aia</u>	1a	5.1	izatz.	di s	2 all	21.2	diants.	r il a	tin f	L din	- 0 1	10 M	1.1	ñ de	- C - C		- 1	in the s	in des	10 a 1	u i i n	- 1 - E	
		8.6	16	18	1.812	H.a.	-51	A 14	10.00	. н. –	- H	8.6	н	- H	555	16.6				0.0	1818	н — •	- 11-	- H -	
		-												- 10						-					
									12.0	CH -										XΧ					
										-	-	-	0	- 0.		-	-	-							
									12.0	CH 2		12.2	HE-	ЖH	222	нcs		2.0		2.2					
									Tel c	- 19		0.0	JP.				10			90					
																		-							
																		-							

Figure. 12 T Flip Flop

The T flip-flop changes its output on each clock edge, giving an output on each which if half the frequency of the signal to the T input. The T flip-flop isconstructing from the JK flip-flop. The QCA design of T flip-flop is used to design the three majority gates and two inverters shown in fig.12, and the simulation output is shown in fig.14.



Figure.13 Simulation Output



(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2014

VI. SIMULATION

With QCA Designer ver.2.0.3, the circuit functionality is verified. The input and output waveforms are shown in Fig. 9, Fig.11, Fig.13 According to QCA Designer, this design has 124 cells (including input and output cells) and an area of approximately $0.25\mu m^2$ (each cell is $18nm \times 18nm$, with a 2nm gap between cells).

VII. CONCLUSION

This paper presents design for QCA full adder, full subtractor, ring counter, T flip flop. The layout is done using QCA Designer and this design is analysed according to the complexity and area. Simulation shows that occupied area for this design is 0.25m. For future work, the design can be optimized in terms of complexity and the number of clock zones. Also, computation time and power consumption can be computed for designing.

REFERENCES

[1]A.O. Orlov, I. Amlani, G.H. Bernstein, C.S. Lent, G.L. Snider, "Realization of a Functional Cell for Quantum-Dot Cellular Automata," *Science*, Vol 277, pp 928-930, 1997.

[2]P.D. Tougaw and C.S. Lent, "Logical devices implemented using quantum cellular automata," Journal of Applied Physics, 75:1818, 1994.

[3]C. S. Lent and B. Isaksen, "Clocked molecular quantum-dot cellular automata," IEEE Trans. on Electron Dev., 50(9): 1890-1895, September 2003.

[4]Kyosun Kim, Kaijie Wu, and Ramesh Karri, "The Robust QCA Adder Designs Using Composable QCA Building Blocks," IEEE Trans. On Computer-Aided Design of Integrated Circuits and System, Vol. 26, no. 1, pp. 176-183, January 2007.

[5]H. Cho, E.E. Swartzlander, "Adder Designs and Analyses for Quantum-Dot Cellular Automata," IEEE Trans. On Nanotechnology, Vol. 6, no. 3, May 2007.

[6]M.A. Amiri, M. Mahdavi, S. Mirzakuchaki, "QCA Implementation of a MUX-Based FPGA CLB", ICONN 2008, pp. 141–144.186 [7]Himanshu Thapliyal, Student Member, IEEE, and Nagarajan Ranganathan, Fellow, IEEE, "Reversible Logic-Based Concurrently Testable Latches for Molecular QCA"IEEE Transactions On Nanotechnology, VOL. 9, NO. 1, January 2010.