

Electrical Parameter Extraction Of High-K/Metal Gate N-Channel UTBB FDSOI MOSFET

Rahul Sharma^{#1}, S.Baishya^{*2}, B. Prashanth Kumar^{#3}

Department of Electronics and Communication, National Institute of Technology Silchar, Assam, India.

Abstract—This Paper proposed a novel approach for obtaining and interpreting the better performance of NMOS with Ultra thin Body and BOX (UTBB) Fully Depleted Silicon on Insulator (FDSOI) technology. As the performance of FDSOI logic has already been reported, this paper highlights the extraction of electrical parameters by altering the dimensions and doping concentration of the device as per latest International Technology Roadmap for Semiconductors (ITRS) to obtain better results. Various technology options such as buried oxide thickness (BOX), Channel length and doping concentration were investigated in order to achieve a technology platform that offers controlling short channel effect to reduce the off-state leakage currents and to increase the on-state currents. The breakthrough technology brings a significant improvement in terms of performance and power management for VLSI Design.

Keywords—UTBB FDSOI, BOX, Subthreshold Swing, Threshold Voltage

I. INTRODUCTION

Main challenges before us are scalability and variability. On continuous decreasing the channel length, short channel effects come into picture. Researcher tried strain engineering to boost mobility and explored channel doping. At high doping, although leakage reduces but variability increases. Everywhere there comes a point where these techniques become useless in order to scale down the device. In the continuation of technology SiO₂ as gate dielectric is replaced by high-k dielectric and poly-silicon as a gate material is replaced by metal gate [1].

After so many intellectual changing in the materials we end up with the solution to change in geometrical structure of transistor. UTBB FDSOI technology is a successful example of it. We have exhaustively presented its NMOS and analyzed on the basis of simulation. UTBB FDSOI with high-k/metal gate is a promising technology. The high-k dielectric reduces the gate leakage currents and good channel control allows reducing the drain leakage currents [2]. In conventional

BULK technology V_T is depends on channel doping while in UTBB FDSOI technology V_T is adjusted by gate material and in this channel is kept un-doped. This V_T adjustment is done by either complex gate material or changing the doping of substrate with thin BOX.

II. SIMULATION CONDITION

The electrical characteristics of NMOS have been extracted from technology computer-aided design (TCAD) simulations based on an improved low-field mobility model including surface roughness and remote Coulomb scattering effects calibrated on experimental data [3].

The device presented in **fig. 1**, has 28nm gate length while Equivalent Oxide Thickness (EOT) is 2nm. They are composed of a High-K Metal-Gate stack (Cu) on a 7nm (t_{Si}) thin SOI film with a 10nm (t_{BOX}) thin oxide (BOX). In general Source/Drain (S/D) doping is kept $1 \times 10^{15} \text{ cm}^{-3}$ while substrate doping level is $2 \times 10^{18} \text{ cm}^{-3}$. HfO₂ is used for spacer and EOT [4][5].




Fig. 1. Schematic of the FDSOI NMOS structure used in this work.

In conventional BULK technology, lateral Electric field coming from drain side effect the channel control which leads to overall degradation of device performance i.e. Sub-threshold slope (SS), Drain Induced Barrier Lowering (DIBL) and threshold voltage (V_T). On the other hand UTBB FDSOI technology improves the channel electrostatic control. Therefore device

performance improves. Thickness of BOX and source/drain doping also plays an important role for performance of device. It is shown in fig. 2 and 3(a), respectively. Effect of power supply is also important to study. Therefore effect of supply voltage on drain current-gate voltage curve is also shown in fig. 3(b).




Fig. 2. Drain Current versus Gate Voltage for NMOS on various BOX thickness at $1 \times 10^{15} \text{ cm}^{-3}$ source/drain doping.




Fig. 3. Drain Current versus Gate Voltage for NMOS (a) at various doping level of source/drain and $V_{dd}=0.5\text{V}$ (b) at various supply voltage (V_{dd}) and $S/D=1 \times 10^{18} \text{ cm}^{-3}$.

III. DEVICE PERFORMANCE

As illustrated in Fig. 1, UTBB FDSOI has an undoped silicon film of thickness $T_{si} \sim 1/4 L_G$. It also has thin BOX ($10\text{nm} < T_{\text{BOX}} < 30\text{nm}$), covering a highly doped substrate [6]. For better understanding of concept regarding V_T and SS, we have shown curves at BOX ranging from 10nm to 70nm in Fig. 4(a), and Fig. 6(a). This device architecture helps in SCE and DIBL by reducing the source/Drain capacitance coupling to the channel.

TABLE I

ELECTRICAL CHARACTERISTICS OF UTBB FDSOI NMOS AT $L_G=28 \text{ nm}$, $\text{BOX}=10\text{nm}$ AND $V_{DD}=0.5 \text{ V}$

S/D Doping	$I_{on} (A/\mu\text{m})$	$I_{off} (A/\mu\text{m})$	$V_T (mV)$	SS (mV/dec)
1E+15	3.20×10^{-7}	2.61×10^{-13}	418	72.26
1E+16	2.96×10^{-6}	5.57×10^{-13}	425	67.80
1E+17	2.66×10^{-5}	6.53×10^{-14}	418	83.03
1E+18	2.15×10^{-4}	8.10×10^{-14}	412	67.14

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14

1E+19	1.47×10^{-3}	2.02×10^{-13}	325	69.01
-------	-----------------------	------------------------	-----	-------

A. Threshold Voltage Characteristics

Fig. 4(a), describes the threshold voltage (extracted at specified current $10^{-7}/L_G (\mu\text{m})$ and $V_{DS}=0.5\text{V}$) versus the BOX depth. It is seen clearly as the depth (or thickness) of BOX is increasing the threshold voltage is decreasing but in nonlinear fashion. Fig. 4(b), expresses the threshold voltage versus Source/Drain (S/D) doping concentration level for the device configuration defines in Table I. As S/D doping increasing, threshold voltage also decreases with it linearly.




Fig. 4. Threshold Voltage versus (a) BOX depth at $V_{DD}=0.5\text{V}$ and S/D doping= $1 \times 10^{15} \text{ cm}^{-3}$ (b) S/D doping at $V_{DD}=0.5\text{V}$ and $\text{BOX}=10\text{nm}$.

Fig. 5, shows the electrostatic potential of the NMOS depicted on fig. 1. If Back Plane and well are added between BOX and substrate to perform multi V_T function then also electrostatic potential will remain same. Here, 1D cut have been extracted from the Si-film to the substrate near the drain side [7].




Fig. 5. Electrostatic Potential for UTBB FDSOI NMOS at $L_G=28 \text{ nm}$, $\text{BOX}=10\text{nm}$ AND $V_{DD}=0.5 \text{ V}$

B. Subthreshold slope (SS) characteristics




Fig. 6. SS versus (a)Box depth and (b)S/D doping at $V_{DD}=0.5\text{V}$


Fig. 6(a), shows the Sub-threshold slope, for UTBB FDSOI NMOS, versus BOX depth. It is clear by increasing the BOX

thickness, SS will reduce almost linearly. Fig. 6(b), describes SS variation with respect to change in S/D doping according to Table I. This property is quite random in nature.

C. Channel length

It is obvious from the Fig. 7(a), there will be increment in threshold voltage by increasing channel length. It is because as we keep on scale down the device, the value of drain current will decrease, which can be viewed as due to a decrease in the effective threshold voltage. In short channel, the charge in the channel region is influenced by field lines emanating from all nearby structures [8].

Fig. 7(b), shows that sub-threshold slope will also decrease as on increasing of channel length. SS value reduces almost in a linear manner.



IV. CONCLUSION

In this paper, exhaustive analysis of UTBB FDSOI architecture has been presented. The effect on SS and threshold voltage has been studied for various design and technology options, such as BOX thickness, source/drain doping, drain voltage and channel length. We can conclude by saying UTBB FDSOI technology is particularly suited for LP SOC products for mobile multimedia applications and being beyond reach of any conventional technology. We have demonstrated its

scalability. At the same time, UTBB remains planer and requires fewer process steps than any bulk technology.

ACKNOWLEDGMENT

The authors would like to thank TCAD LAB authorities of National Institute of Technology Silchar, where all the simulations are performed.

REFERENCES

- [1] T. Skotnick, F. Arnauld, and O. Faynot, "UTBB SOI: a wolf in sheep's clothing," *Future Fab International*, vol. 42, pp. 72–79, 2012.
- [2] C. Fenouillet-Beranger et al., "Fully depleted SOI technology using high-k and single-metal gate for 32 nm node LSTP applications featuring $0.179 \mu\text{m}^2$ 6T-SRAM bitcell," *Tech. Dig. IEDM*, pp. 267–270, 2007.
- [3] M.-A. Jaud, P. Scheiblin, S. Martinie, M. Casse, O. Rozeau, J. Dura, J. Mazurier, A. Toffoli, O. Thomas, F. Andrieu, and O. Weber, "TCAD simulation vs. experimental results in FDSOI technology: From advanced mobility modeling to 6T-SRAM cell characteristics prediction," in *Proc. SISPAD*, pp. 283–210, 2010.
- [4] Philippe Flatresse et al., "Ultra-wide body-bias range LDPC decoder in 28nm UTBB FDSOI technology," *ISSCC*, pp. 424–425, 2013.
- [5] M. K. Md Arshad, J.-P. Raskin, V. Kilchytska, F. Andrieux, P. Scheiblin, O. Faynot and D. Flandre, "Extended MASTAR modeling of DIBL in UTB and UTBB SOI MOSFETs," *IEEE Transactions on Electron Devices*, vol. 59, no. 1, pp. 247–251, January 2012.
- [6] T. Ishigaki, R. Tsuchiya, Y. Morita, H. Yoshimoto, N. Sugii, T. Iwamatsu, H. Oda, Y. Inoue, T. Ohtou, T. Hiramoto, and S. Kimura, "Silicon on thin BOX (SOTB) CMOS for ultralow standby power with forward-biasing performance booster," in *Proc. ESSDERC*, pp. 198–201, 2008.
- [7] J.-P. Noel, O. Thomas, M.-A. Jaud, C. Fenouillet-Beranger, P. Rivallin, P. Scheiblin, T. Poiroux, F. Boeuf, F. Andrieu, O. Weber, O. Faynot and A. Amara, "UT2B-FDSOI Device Architecture Dedicated to Low Power Design Techniques," *ESSDERC*, 2010.
- [8] Y. Tsidis, "Operation and Modeling of the MOS Transistor," 2nd Edition, Mc-Graw-Hill, 1999.