

(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017

# High Speed IIR Notch Filter Using Pipelined Technique

Suresh Gawande<sup>1</sup>, Sneha Bhujbal<sup>2</sup>

Professor and Head, Dept. of ECE, Bhabha Engineering Research Institute, Bhopal, India<sup>1</sup>

M. Tech VLSI Design, Dept. of ECE, Bhabha Engineering Research Institute, Bhopal, India<sup>2</sup>

**ABSTRACT**:Filters are being designed using the HDL languages to increase their speed. Increase in the speed of the individual block leads to increase in the speed of complete block. Field-Programmable-Gate-Array (FPGA) based design and implementation of extremely high speed realization of Infinite Impulse Response (IIR) notch filter. The basic 2nd ordered notch filter structure is implementable in Xilinx Virtex-5 FPGA with maximum clock frequency of ~80MHz. Here, we propose a FPGA based design of extremely high speed notch filter effectively operating at maximum clock frequency of ~1200MHz with the help of Scattered-Look-Ahead (SLA) pipelining with power-of-2-decomposition approach, proper retiming and unfolding applied over its basic low-speed structure. To generalize its FPGA based design for specific speed up factor, a new efficient simpler approach utilizing Pascal's Triangle is proposed to calculate the multiplier coefficients of feed-forward and feedback sections of extremely high speed notch filter.

KEYWORDS:Scattered look ahead, pipelining, Baugh wooley multiplier, Pascal's triangle method

## **I.INTRODUCTION**

High performance digital filter is the need of digital signal processing. The speed of a filter realization counts not alone on the potentialities of the hardware platform on which it is employed, but as well on the computational structure of the code. In pipelining long critical path is broken into smaller paths so as to increase the sampling speed and decrease the power consumption at same speed. IIR is the property that is applicable to linear time invariant systems. IIR filters have feedback because of which they requires less memory and more accurate frequency response as compare to FIR filters. Filters are the key functional block in the field of signal processing. The central idea behind the project is to optimize the filter by using pipelining. Notch filter is a band-stop filter with a narrow stop band. The function of the notch filter is to attenuate, if not suppress properly, the unwanted interfering signal may cause problem in present days communication like Spread Spectrum Receiver, GSM etc. similar case with the non-communication receivers like Electronic Support Measure Receivers. A band reject (band stop) filter is a filter passes the most part of frequencies unchanged but attenuates other frequencies to very low levels in a certain range. There are three kinds of notch filter (a) Fixed notch filter (b)Tunable notch filter and (c)Adaptive notch filter. In fixed type of notch filter only one frequency gets attenuate. Tunable notch filters have a range of frequencies that they can be attenuate. Adaptive notch filters (ANFs) can automatically adjust their frequency response depending upon circumstances. A band-stop filter works to screen out frequencies that are within a certain range and it gives easy passage only to frequencies outside of that range. Response of the notch filter is given as shown in the fig 1. The objective of this paper is to make notch filter that will be useful in various fields. Along with the pipelining in the IIR notch filter parallel processing of inputs can be done by using parallel adders and multipliers. Fast adders and multipliers is the need of the digital signal processing. This paper discusses about the pipelining in IIR filters for the optimization of speed and power.



FIG 1:Notch Filter Response



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017

#### **II.LITERATURE SURVEY**

#### A. ADVANTAGES OF IIR OVER FIR FILTER

IIR filters have certain advantages over FIR filters. IIR filter involves feedback which helps to give accurate output. IIR filters make polyphase implementation possible whereas FIR filters cannot. IIR filters require less memory as compare to FIR filters.IIR filters are dependent on both input and output and consist of both poles and zeros whereas FIR filters have only zeros. FIR filters can only use for the linear phase applications whereas IIR filters can use for non-linear phase applications.

## B. INFINITE IMPULSE RESPONSE FILTER

Output from a digital filter is made up from previous stage inputs and previous stage outputs, which uses the operation of convolution. The difference equation for IIR filter which defines how the output signal is related to the input signal is given by

$$y[n] = \frac{1}{a_0} (b_0 x[n] + b_1 x[n-1] + \cdots + b_p x[n-p] a_1 y[n-1] - a_2 y[n-2] - \cdots - q_0 y[n-Q])$$

## **III.TYPES OF DIGITAL FILTERS**

There are basically two types of digital filters Infinite impulse response filter(IIR) and the finite response filter(FIR). FIR filters have linear phase characteristics while IIR filters have non-linear phase characteristics. IIR filters have lower filter order and hence less complex circuits as compare to the FIR filters. As IIR filters involve feedback it requires less memory as compare to the FIR filters.

#### **IV.INFINITE IMPULSE RESPONSE FILTER**

The difference equation for IIR filter which defines how the output signal is related to the input signal is given by

$$y[n] = \frac{1}{a_0} (b_0 x[n] + b_1 x[n-1] + \cdots + b_p x[n-p] a_1 y[n-1] \\ - a_2 y[n-2] - \cdots - q_Q y[n-Q])$$

where P = feed forward filter order, bi = feed forward filter coefficients, Q = the feedback filter order, ai = feedback filter coefficients, x[n] = input signal, y[n] = output signal.

Output of an IIR digital filter uses previous stage inputs and previous stage outputs, which uses the operation of convolution. An IIR filter is a recursive filter where the current output depends on previous outputs. The compressed form of the difference equation is given by

$$y(n) = \frac{1}{a_0} (\sum_{i=0}^{P} b_i x[n-i] - \sum_{j=1}^{Q} a_j y[n-j])$$

#### **V.PROPOSED ARCHITECTURE**

Fig 2. Illustrates the basic structure of the second order IIR tunable notch filter. In the below structure adder is represented by +, multiplier is represented by \*, delay is represented by 'D', input signal is represented by X and output signal is represented by Y. Filter coefficients will be given to the multiplier and a1 and a2 represents the filter coefficients. The proposed methodology will imply on this basic structure of the second order IIR tunable notch filter.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017



FIG 2: Second order IIR notch filter

#### VI.PIPELINING

Pipelining is useful for the reduction in the critical path which will either increase the clock speed(which is also known as sampling speed) or reduces the power consumption [4]. It is a key for processors to make fast. Pipelining is used to accelerate program execution time by increasing the number of instructions finished per unit [2].

For first order IIR filter Look ahead techniques can be used which adds canceling poles and zeros with angular spacing at a distance from origin which is same as that of original pole [5]. Scattered look-ahead pipelining is useful to derive stable pipelined IIR filters. Scattered look ahead pipelining along with decomposition technique is useful to obtain area-efficient implementation for higher-order IIR filters.

In scattered-look-aheadpipelining with power-of-2 decomposition[4][5][6][7], if the transfer function of a recursive digital filter be represented by

$$H(z) = \frac{N(z)}{D(z)} = \frac{\sum_{i=0}^{N} b_i z^{-1}}{1 - \sum_{i=1}^{N} a_i z^{-1}}$$

Then implementation of 2-stage pipelined structure is obtained by multiplying it with the term in the numerator and denominator.

$$1 - \sum_{i=1}^{N} (-1)^{i} a_{i} z^{-i}$$

The implementation of 2-stage pipelined structure is given by

$$H(z) = \frac{N(z)}{D(z)}$$
  
=  $\frac{\sum_{i=0}^{N} b_i z^{-i} (1 - \sum_{i=1}^{N} (-1)^i a_i z^{-1})}{[1 - \sum_{i=1}^{N} a_{iz}^{-1}][1 - \sum_{i=1}^{N} (-1)^i a_i z^{-1}]} = \frac{N'(z)}{D'(z)}$ 

In the same way, log2M (M being power-of-2) sets of such transformations can be applied to achieve M-stage pipelined implementations. Pipelined implementation is given by fig 3. where M1, M2, M3.... represents filter coefficients.



FIG3: Pipelined Second Order IIR Filter



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017

#### VII.METHODOLOGY

### A. FAST ADDER

Adders form an almost obligatory component of every contemporary integrated circuit. The necessary condition of the adder is that it is primarily fast and secondarily efficient in terms of power consumption and chip area. There are various adder topologies present like ripple carry adder, carry look ahead adder, carry save adders, carry select adder etc. out of which we have selected a carry select adder for its low power consumption and lower delay [12]. Fig 4 illustrates the architecture of carry select adder. But carry select adder leads to increase of hardware.



Fig 4:Carry Look Adder

## B. FAST MULTIPLIER

Multiplication is an important arithmetic operation. There are various types of multipliers present. Out of which Baugh Wooley multiplier is selected for low power consumption and less delay as compare to other multipliers [8]. Fig. 5 illustrates the algorithm for an 8-bit multiplication. In this multiplier the partial product bits are reorganized according to Hatamian's scheme [9]. The creation of the reorganized partial-product array of an N-bit wide multiplier comprises three steps: i) The most significant bit (MSB) of the first N -1 partial-product rows and all bits of the last partial-product row, except its MSB, are inverted. ii) A '1' is added to the Nth column iii)Inverted MSB is obtained in result.

								<b>y</b> 7	<b>Y</b> 6	<b>y</b> 5	<b>Y</b> 4	<b>y</b> 3	<b>y</b> 2	<b>Y</b> 1	<b>y</b> 0
								<b>X</b> 7	X6	X5	XA	X3	<b>X</b> <sub>2</sub>	X 1	Xo
							1	P70	Peo	P50	P40	P30	P20	P10	P00
							P71	P61	P51	P41	P31	P21	P11	Pot	
						P72	P62	P52	P42	P32	P22	P12	P02		
					P73	P63	P53	P43	<b>P</b> 33	P23	P13	<b>P</b> 03			
				P74	P64	P54	P44	P34	P24	P14	P04				
			P75	P65	P 55	P45	P35	P25	P15	Pos					
		P76	P66	P56	P46	P36	P26	P16	P06						
	<b>P</b> 77	<b>P</b> 67	<b>P</b> 57	P47	P37	P27	P17	P07							
S15	S14	S13	S12	S11	S 10	S9	Sß	\$7	SG	s <sub>5</sub>	S4	<b>S</b> 3	S2	S <sub>1</sub>	S <sub>0</sub>

Fig 5: Illustration of an 8-bit Baugh-Wooley multiplication

Baugh-Wooley Multiplier which is used for both unsigned and signed number multiplication. Signed Number operands which are represented in 2's complemented form. Arrangement of partial products is such that negative sign move to



(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

## Vol. 6, Issue 2, February 2017

last step, which maximizes the regularity of the multiplication array. Baugh-Wooley Multiplier performs on signed operands with 2's complement representation to make sure that the signs of all partial products are positive [10,11].



Fig 6:Block Diagram of 4\*4 Baugh-Wooley Multiplier

## C. DELAY BLOCK

Delay block used in the circuit is used to delay the input signal by the number of clock cycles. There are 1D, 2D, 4D, 8D and 16D delays. 1D delay will delay the input signal by one delay than 2D will delays by 2, 4D will delays by 4 an so on. Hence the function of the delay block is to make signal reach at certain point late by N numbers of delay.

#### D. PASCAL'S TRIANGLE METHOD

A new and simpler approach for the calculation of IIR filter coefficients is Pascal's triangle [3,13]. Pascal's triangle has proved very useful applications in mathematics as well as other fields. Out of such applications one wonderful application is to calculate filter coefficients of IIR filter. Simply by subtracting the values of upper row (shown in square box) from the lower row (shown in circle) ex-first coefficient is given by 10-0=10 next given by 36-1=35 and so on. Pascal's triangle is as shown in the fig.





(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017

### VIII.STAGES

For the convenience in coding complete circuit is divided into sub stages as shown below.

STAGE 1: Below Fig. 8 shows output of Stage 1.



Fig 8:Output of the stage1.

STAGE N: Below Fig.9 shows output of Stage N.



g. 9. Output of the stage f

## **IX.RESULT**

A. Carry Select Adder: Below fig.10 shows Xilinx ISE Simulation of Carry select adder

						EXAMINATION IN
Namo	Value	0 rss	1200 ns	MEOns	600 cs	800 ns
🕨 🧠 eng (140)	15	C		15		
<ul> <li>Ind(7.0)</li> </ul>	4.04	C		179		
sout(7:0)	195	6		:85		
U cour	C	-				
	_					
		X1: 1,000.000 rs				

Fig 10: Xilinx ISE Simulation of carry select adder



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017

B. Baugh Wooley Multiplier: Below fig.11 shows Xilinx ISE Simulation of Baugh Wooley Multiplier

Name	Value	Û 15	200 <i>rs</i>	140 rs	600 ns	1,000-000 m
input1[23:0]	12	C		12		
<b>b</b> input2[23:0]	513	$\frown$		513		
🕨 📑 autput(23:0)	6156			6255		
	1					

Fig 11: Xilinx ISE Simulation of Baugh Wooley Multiplier

C. Delay Block: Below fig.12 shows Xilinx ISE Simulation of Delay block

Fig 12: Xilinx ISE Simulation of Delay block

D.Stage1: Below Fig. 13 shows Xilinx ISE Simulation of Stage 1

						1.905.900 78
Name	Value	0 rs	200 ms	HODINS	500 ns	500 ns
🕨 🎫 xin(15:5)	9			9		
🔓 dk	0					
🐫 delay	1	1		1		
🕨 🛃 tattorji Solj	66	<u>2</u>		66		
🕨 💐 xoat(1515)	612		X	61	2	
	1					

Fig 13: Xilinx ISE Simulation Result of Stage 1



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 2, February 2017

E.Stage N: Below Fig 14 shows Xilinx ISE Simulation of stage N

Name	Value	n (	200 ns	(400 ns	640 ns	1,000,000 (
<b>1</b> min(1.5:0)	15			15		
UL ak	D D	0100000	ranananan		100000	
16 delay	в		والمتحادث والمتحدث المتح	8		فمتعلمات بالمتعادة فتعاد
📑 fictor1[15:0]	2	0		2		
💐 fector2(15:0)	3	C		3		
xout(1.5:0)	90	0	X		90	

Fig 14: Xilinx ISE Simulation Result of Stage N

#### **X.CONCLUSION**

The proposed Scattered look ahead(SLA) pipelining along with the fast adders and multipliers is introduced throughout this research work. Second order IIR notch filter is being implemented by using the SLA pipelining with power ofdecomposition 2. The proposed is useful in communication as well as non-communication field where noise suppression is required. This can be implementable on virtex-5 having the clock frequency of 80 MHz. following are the results obtained.

Number of slice LUTs used= 2% Power = 105mW Maximum frequency=3 MHz. Minimum period=0.333 usec.

#### REFERENCES

- [1] RavinderKaur, Ashish Raman, Member, IACSIT, Hardev Singh and JagjitMalhotra "Design and Implementation of High Speed IIR and FIR Filter using Pipelining" International Journal of Computer Theory and Engineering, Vol. 3, No. 2, April 2011
- [2] K.K.Parhi and Messerschmitt, D.G. "Pipelined VLSI recursive filter architectures using scattered look-ahead and decomposition" IEEE Transaction, 11-14 Apr 1988
- [3] K.K.Parhi and Messerschmitt, D.G. "Pipeline interleaving and parallelism in recursive digital filters- Part I: pipelining using scattered look ahead and decomposition" IEEE Transactions vol.37, Jul 1989
- [4] K.K.Parhi and Messerschmitt, D.G. "Pipeline interleaving and parallelism in recursive digital filters- Part II: pipelined incremental block filtering" IEEE Transactions vol.37, Jul 1989
- [5] Magnus Slander and Per Larsson- Edefors "High-Speed and Low-Power Multipliers Using the Baugh-Wooley Algorithm and HPM Reduction Tree"
- [6] M. Hatamian, "A 70-MHz 8-bit x 8-bit Parallel Pipelined Multiplier in2.5-im CMOS," IEEE Journal on Solid-State Circuits, vol. 21, no. 4,pp. 505–513, August 1986.
- PramodiniMohanty "An Efficient Baugh-Wooley Architecture for both Signed & Unsigned Multiplication" International Journal of Computer Science & Engineering Technology (IJCSET)
- [8] Jin-HaoTu and Lan-Da Van, "Power-Efficient Pipelined Reconfigurable Fixed-Width Baugh-Wooley Multipliers" IEEE Transactions on computers, vol. 58, No. 10, October 2009.
- R.UMA, VidyaVijayan, M. Mohanapriya, Sharon Paul "Area, Delay and Power Comparison of Adder Topologies" International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.1, February 2012
- [10] Rick Decker, Stuart Hirsh field, Pascal's Triangle: Reading, Writing and Reasoning about Programs, Belmont, California: Wadsworth Pub. Co., 1992.
- [11] Xilinx Product Specification" Virtex-4 Family Overview"(2007).
- [12] SounakSamanta and MrityunjoyChakraborty" FPGA Based Implementation of High Speed Tunable Notch Filter Using Pipelining and Unfolding".
- [13] Kyung Hi Chang; Bliss, W.G.; , "Finite word-length effects of pipelined recursive digital filters ," Signal Processing, IEEE Transactions on , vol.42, no.8, pp.1983-1995, Aug 1994.