High speed, Low power N/ (N+1) prescaler using TSPC and E-TSPC: A survey

Nemitha B¹, Pradeep Kumar B.P²
¹PG scholar, Dept of ECE, AIT, Tumkur, Karnataka, India
²Asst.professor, Dept of ECE, AIT, Tumkur, Karnataka, India

ABSTRACT: One of the important functional blocks in frequency synthesizers is the high speed dual modulus prescaler. Prescaler determines how fast the frequency synthesizer is. The bottleneck of the dual modulus prescaler design is that it operates at the highest frequencies and consumes more power than any other circuit blocks of the synthesizer. Reduction of power consumption and delay is very important for high speed low power applications. This paper gives an idea about the different techniques that are used to reduce the power consumption and avoid delay of prescaler. The different approaches towards design of N/(N+1) prescaler using true single phase clock(TSPC) flip-flop and Extended true single phase clock (E-TSPC) flip-flop and different logic gates are embedded between the flip-flops to achieve two ratios and also to reduce the switching power and short circuit power in the prescaler is analyzed.

KEYWORDS: Dflip-flop (DFF), true single phase clock (TSPC), Extended true single phase clock (E-TSPC).

INTRODUCTION

CMOS has been the main technology for very-large-scale integration (VLSI) system design. From the beginning to nowadays, several CMOS clock policies have been proposed. One of the critical functional blocks in frequency synthesizers is the high speed dual modulus prescaler. It operates at the highest frequencies and consumes more power than any other circuit blocks of the frequency synthesizer. Hence the design of dual modulus prescaler is so crucial. A dual modulus prescaler usually consists of a divide-by-2/3 prescaler unit followed by several asynchronous divide-by-2 units.

In general a divide-by-N/N+1 counter consist of flip flops and some extra logic implemented using logic gates. Various flip-flop based designs have been proposed to improve the operating speed of dual-modulus prescalers. These designs suffer from large load capacitance which limits the maximum operating frequency which in turn increases the power consumption. Therefore, dynamic and sequential circuit techniques or clocked logic gates such as, True Single Phase Clocks (TSPC) have to be used to reduce the circuit complexity, power dissipation and increase the operation speed.

TSPC logic based designs can be further enhanced by using the Extended True Single Phase Clock (E-TSPC) logic. E-TSPC logic based designs are more suitable for high speed and low power applications. The counting logic and the mode selection control are implemented using different techniques. So this eventually reduces the power consumptions and hence the operating frequency also increases.

A survey of different existing prescaler designs which include both TSPC and E-TSPC based designs are, instead of an AND and an OR gate two NOR gates are used [1] this reduces the switching nodes. Two AND gates are used in
the place of AND and OR gate [2]. A single AND gate is used in common as switch [3]. The transmission gate is used as logic gate [4]. All these techniques are different approaches to reduce the power, delay and area of prescaler circuit.

2. RELATED RESEARCH

In this paper the power consumption and operating frequency of true single phase clock (TSPC) and extended true single phase clock (E-TSPC) frequency prescalers are investigated. Based on this study a new low power and improved speed TSPC 2/3 prescaler is proposed which is silicon verified. Compared with the existing TSPC architectures the proposed 2/3 prescaler is capable of operating up to 5 GHz and ideally, a 67% reduction of power consumption is achieved when compared under the same technology at supply voltage of 1.8 V. This extremely low power Consumption is achieved by radically decreasing the sizes of transistors, reducing the number of switching stages and blocking the power supply to one of the D flip-flops (DFF) during Divide-by-2 operation [1].

In this paper the short-circuit power and the switching power in the E-TSPC-based divider are calculated and simulated. A low-power divide-by-2/3 unit of a prescaler is proposed and implemented using a CMOS technology. Compared with the existing design, a 25% reduction of power consumption is achieved [2].

In this paper the E-TSPC logic based divide-by-2/3 prescaler suitable for low supply voltage (0.9V) and low power applications is been designed and implemented wherein the counting logic and the mode selection control are implemented using a single transistor. Thus the critical path is reduced which in turn enhances its working frequency. Compared with the conventional TSPC and E-TSPC based 2/3 prescaler designs as much as 46% in PDP, 24% in operation speed and 44% in area can be achieved by the proposed design. Also a 32/33 prescaler, 47/48 prescaler and a multi modulus 32/33/47/48 prescaler which incorporates the proposed 2/3 prescaler are designed and implemented [3].

In this paper True Single Phase Clock (TSPC) based on Ratio logic D flip-flop and Transmission Gates (TGs) is implemented in 0.18μm CMOS process. A Glitch elimination TSPC D-flip flop is used in the synchronous counter. TGs are used in the critical path and the control logic for mode selection. The power efficient TSPC design technique is applied to 3/4 and 15/16 prescalers, and their performances are compared. Simulation and measurement results show high-speed, low-power, low PDP and multiple division ratio capabilities of the power efficient technique with a frequency range of 0.5-3.125GHz. The improved speed, the power efficiency, and the flexibility will promote its wide deployment in Multi gigahertz range applications [4].

3. METHODOLOGY

A. METHOD-1

This method has two new designs of TSPC 2/3 prescaler. Design-I is improved TSPC 2/3 prescaler and design-II is ultra low power TSPC 2/3 prescaler [1].

The improved TSPC 2/3 prescaler has improved speed and low power dissipation. This design consist of two D-Flip-flop and two NOR gates instead of an AND gate and an OR gate in between the flip-flops. This design-I is as shown in the figure.1
DFF1 is driven by one of the NOR gate and DFF2 is driven by another NOR gate. The first NOR gate is embedded into the 3rd stage of DFF1 using a single NMOS transistor and other NOR gate is embedded into the 1st stage of DFF2. This eliminates the additional stages introduced by the digital gates in between DFF1 and DFF2. The number of switching nodes reduced from 12 to 7 in this technique. Resulting in a reduction of propagation delay and power consumption. Further improved version of design-I is design-II an extra PMOS transistor is connected between power supply and DFF1 that is as shown in figure 2. The DFF1 doesn’t participate in divide-by-2 operation only DFF2 participates. The MC is control logic signal which is given as input to extra PMOS transistor. When this MC is logically high during the divide-by-2 mode the PMOS is turned off and DFF1 is disconnected from the power supply. This DFF1 switches off completely during divide-by-2 mode.

When the MC is logically low the PMOS transistor is turned on and supplies power to DFF1 and divide-by-3 operation performs.
B. METHOD-2

In this method the E-TSPC based prescaler is proposed in different technique to avoid unnecessary power consumption. In this method two AND gates are used instead of one OR gate and one AND gate to achieve a 2/3 prescaler with minimal power consumption. This is as shown in the figure 3. when the MC is logically high it control the NMOS and when MC is logically low it control the PMOS. When MC is high the DFF1 is blocked so the nodes in the DFF1 are blocked. And only 1st stage has the short circuit path and the remaining stages have no switching activities or short circuit while DFF2 performs divide-by-2 operation. The power consumption is also reduced during the divide-by-3 operation due to complementary logic type and also due to less short circuit power consumption in DFF1.

![Fig.3 proposed 2/3 unit](image)

C. METHOD-3

This technique consists of two flip-flops and single AND gate in common. The division control logic is implemented using a switch. When the switch is open the input from FF1 is disconnected and the FF2 alone performs divide-by-2 operation when the switch is close. The FF1 and FF2 are linked to form a counter with three distinct states and thus perform divide-by-3 operation. This is as shown in the figure 4.

![Fig.4 proposed 2/3 prescaler](image)

The E-TSPC FF design remains intact without any logic embedding so that the effect of parasitic capacitance is alleviated. The inverter to complement the one of the two E-TSPC FF outputs for divide-by-3 operations is removed using these techniques a 32/33 prescaler, 47/48 prescaler and multi modulus 32/33/47/48 prescaler are designed.
D. METHOD-4

In this method a 3/4 prescaler extends the output by one cycle in every two cycles. The 3/4 prescaler removes one cycle in every 4 cycles by comparing the outputs of the two D-flipflops. It improve the speed and reduce power consumption. The critical path delay is primarily due to the delay of logic gates used for mode selection. This technique is as shown in the figure 5. In this technique the transmission gates are used as logic gates and control logic for mode selection. It has a higher speed by eliminating the NOR gate which introduced critical path delay as well as lower power consumption by minimizing the number of full speed DFFs in the 1st stage. The MUX used is a two input path selector which selects different modes depending upon the control signal.

![Proposed high speed ÷3/4 frequency prescaler](image)

**Fig.5** Proposed high speed ÷3/4 frequency prescaler

4. RESULTS

In Method-1 the switching power is reduced up to 42% and speed is improved by 1.3 times than the conventional circuit since the reduction of number of stages the short circuit power also reduced. The figure 6 shows the power consumption by design-I and design-II.

![Measured power consumption of the proposed prescaler](image)

**Fig.6** Measured power consumption of the proposed prescaler
The power consumption in the divide-by-2 mode is double than the power consumed in the divide-by-3 mode. The design-II completely removes the short circuit power and switching power of DFF1. The maximum frequency of operation is improved in design-II and is almost same as that of the design-I [1].

<table>
<thead>
<tr>
<th>Design parameters</th>
<th>Conventional prescaler</th>
<th>Design-I prescaler</th>
<th>Design-II prescaler</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process (µm)</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
</tr>
<tr>
<td>Supply voltage(v)</td>
<td>1.5</td>
<td>1.8</td>
<td>1.8</td>
</tr>
<tr>
<td>Max.frequency(Ghz)</td>
<td>5.5</td>
<td>5.5/4.9</td>
<td>5.5/4.9</td>
</tr>
<tr>
<td></td>
<td>Sim/measured</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power(mW) Sim/measured</td>
<td>1.78</td>
<td>0.923/1.03</td>
<td>0.252/0.306</td>
</tr>
<tr>
<td>Divide-by-2 mode</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power(mW) Sim/measured</td>
<td>1.643</td>
<td>0.369/0.445</td>
<td>0.387/0.461</td>
</tr>
<tr>
<td>Divide-by-3 mode</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1: Performance of different prescaler

The table 1 shows that performance of different prescaler, the conventional prescaler is compared with the proposed design-I and design-II [1]. The different design parameters are process, supply voltage, maximum frequency and power are tabulated.

In Method-2 the E-TSPC based proposed technique has approximately 10% lower power consumption in the divide-by-3 operation and less than 40% of the power consumption in the divide-by-2 operation due to reduced switching activities and short circuit in DFF1. The figure 7 shows the power consumption of the proposed technique [2]. If two operation are equal probability in the dual modulus prescaler a 25% reduction in the power consumption is achieved with an input of 4.5 GHz.

![Fig.7 power consumption of proposed technique [2.](image)]
The Method-3 proposes that it can reduce power, delay and area. In 2/3 prescaler the power, area, number of transistor used is reduced from 9.152/12.96 µW, 118.50 µm², 13 respectively.

<table>
<thead>
<tr>
<th>parameters</th>
<th>Existing design</th>
<th>Proposed design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power dissipated(µW)</td>
<td>14.23/19.74</td>
<td>9.152/12.96</td>
</tr>
<tr>
<td>PDP(fj)</td>
<td>14.94/20.73</td>
<td>8.008/11.34</td>
</tr>
<tr>
<td>Area(µm²)</td>
<td>129.60</td>
<td>118.50</td>
</tr>
<tr>
<td>Number of transistor count</td>
<td>16</td>
<td>13</td>
</tr>
</tbody>
</table>

Table 2.feature comparison of 2/3 prescaler.

The comparison results are tabulated in the table. 2. The proposed 2/3 prescaler has improved power dissipation compared to existing design. By seeing the above table we can understand the result much better. In 32/33 prescaler the total power dissipated is 20.8µW and 29.45µW. In 47/48 prescaler the total power consumption is 21.28µW and 30.13µW and in multi modulus 32/33/47/48 prescaler 21.1/29.75/21.58/30.43µW.

In Method-4 the power dissipation is 46% less compared with conventional TSPC prescaler and also reduced the delay up to 47%. Hence operates at high speed up to 5GHz this promotes its wide deployment in multi GHz range applications.

<table>
<thead>
<tr>
<th>parameters</th>
<th>TSPC prescaler</th>
<th>Low power TSPC prescaler</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3/4 prescaler</td>
<td>15/16 prescaler</td>
</tr>
<tr>
<td>Number of sensitivity nodes</td>
<td>14</td>
<td>14</td>
</tr>
<tr>
<td>Delay(ps)</td>
<td>1082.7</td>
<td>1176.6</td>
</tr>
<tr>
<td>Power(pW)</td>
<td>1328.2</td>
<td>1443.1</td>
</tr>
<tr>
<td>PDP(aJ)</td>
<td>1.437</td>
<td>1.697</td>
</tr>
</tbody>
</table>

Table 3 comparisons of TSPC and low power TSPC prescaler.

The table 3 shows the delay, power, power delay product and number of sensitivity nodes of TSPC and low power TSPC prescalers. The power dissipation is very less compared to the conventional prescaler and also delay is very less which results high speed operation in various high frequency.

5. CONCLUSION

In this paper, the concept of different methodologies that are used to improve the performance of the prescaler has been discussed. They have demonstrated new various approaches to reduce the power dissipation of prescaler circuit using TSPC and E-TSPC flip-flops. Each method has better improvement than that of conventional design. Instead of using an OR gate and AND gate in between FFs they used different logic gates such as NOR gates, AND gates, transmission gates and transistors to achieve high speed of operation with less power consumption. The E-TSPC
logic [3] which has discussed in this paper has better performance and lesser power consumption and reduces numbers of transistor by using a single PMOS transistor in between FFs rather than using logic gates.

REFERENCES


BIOGRAPHY

Ms.NEMITHA B received the BE degree from Geetha shishu shikshana sangha Institute of engineering and Technology for women, Mysore. She is presently pursuing PG in Akshaya Institute of Technology, Tumkur. She has presented 6 technical papers in national conferences. Her areas of interests are VLSI, speech processing, Medical electronics, Multimedia Communication systems.

Mr.PradeepKumar.B.P. He is presently working as a Assistant Professor in Akshaya Institute of Technology, Tumkur and perusing his PhD in Jain university in electronics & Communication engineering department. He has published more than 29 technical papers in national and International Journals and conferences. His areas of interests are signal processing, Medical Imaging, pattern recognition, video processing, Multimedia Communication systems.