High Speed Multioutput 128bit Carry-Lookahead Adders Using Domino Logic

A.Bharathi¹, K.Manikandan², K.Rajasri³, P.Santhini⁴
Assistant professor, Dept. of ECE, IFET college of Engineering, Villupuram ,Tamilnadu, India²
PG Student [APPLIED ELECTRONICS], Dept. of ECE, IFET College of Engineering, Villupuram, Tamilnadu India¹,³,⁴

ABSTRACT: Addition is the fundamental operation for any VLSI processors or digital signal processing. In this paper focuses on carry -look ahead adders have done research on the design of high-speed, low-area, or low-power adders. Here domino logic is used for implementation and simulation of 128 bit Carry-look ahead adder based HSPICE Tool. In adder circuits propagation delay is the main drawback. To overcome this drawback the domino circuits can be analysed and compared with 65nm technology is used. The proposed work is based on 256 bit Manchester Carry chain(MCC) adders compared with different CMOS technologies.

KEYWORDS: Addition, Carry-Look ahead Adder (CLA), High Performance, propagation delay, CMOS technology, HSPICE tool

I.INTRODUCTION

In electronics, an adder or summer is a digital circuit that performs addition of numbers. In many computers and other kinds of processors, adders are used not only in the arithmetic logic units, but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar operation. The digital logic gates and circuits designed using dynamic domino technique is considerably faster than the logic gates and circuits designed with standard static logic style. Now four major performance parameters i.e. Power, area, delay and speed are focused by VLSI designer. A carry look ahead adder is a type of adder used in digital logic. It improves speed by reducing the amount of time required to determine carry bits. It can be contrasted with the simpler, but usually slower, ripple carry adder for which the carry bit is calculated alongside the sum bit, and each bit must wait until the previous carry has been calculated to begin calculating its own result and carry bits.

In this paper Carry look ahead adder is designed and analyzed using standard CMOS technique. The Manchester carry chain adder (MCC) is the most popular dynamic (domino) CLA, is proposed with an implementation in VLSI. The MCC have enabled the development of multi-output domino gates which have given area and speed improvement with respect to single output. The efficiency of the MCC is trying to transfer its structure to static logic. In a report has been made of dynamic CMOS 4-bit CLA adder in multi-output logic which reduces the number of transistors which considered to a conventional schema. However, the simulation results not shown any speed improvement but reduce the delay.

II.RELATED WORK

The Basic operation of this model has the concept of carry look-ahead adders with a 4-bit as a input with an output of sum is generated and carry bits is propagated.
Figure 1 shows the fast method of adding numbers is called carry-look ahead. This method does not require the carry signal to propagate stage by stage, causing a bottleneck. Instead it uses additional logic to expedite the propagation and generation of carry information[1].

The CLA solves the problem of delay it takes to propagate the carry, by calculating the carry signal in advance based on the input signal. The working of this adder can be understood by manipulating Boolean expressions dealing with full adder. The propagate ‘Pi’ and generate ‘Gi’ in a full adder is given by:

\[ Pi = x_{in} \oplus y_{in} \text{ Carry propagate} \]
\[ Gi = x_{in} \land y_{in} \text{ Carry generate} \]

The new expressions for the output sum and the carryout are given by:

\[ \text{sum} = Si = Pi \oplus Ci \]
\[ \text{carry out} = Ci+1 = Gi + Pi \text{ and } Ci \]

These equations show that a carry signal will be generated in two cases:
1) If both bits x_in and y_in are 1
2) If either x_in or y_in is 1 and the carry_in is 1.

Let’s apply these equations for a 4-bit adder

\[ C1 = G0 + P0C0 \]
\[ C2 = G1 + P1C1 = G1 + P1 \cdot (G0 + P0C0) = G1 + P1G0 + P1P0C0 \]
\[ C3 = G2 + P2C2 = G2 + P2G1 + P2P1G0 + P2P1P0C0 \]
\[ C4 = G3 + P3C3 = G3 + P3G2 + P3P2G1 + P3P2P1G0 + P3P2P1P0C0 \]

Similarly we can write the general expression as

\[ Ci+1 = Gi + PiGi-1 + PiPi-1Gi-2 + \ldots \cdot PiPi-1 \ldots P2P1G0 + PiPi-1 \ldots P1P0C0. \]

The CLA algorithm was first introduced in several variants have been developed. The Manchester carry chain (MCC) is the most common dynamic (domino) CLA adder architecture with a regular, fast, and simple structure adequate for implementation in VLSI[5]. The recursive properties of the carries in MCC have enabled the development of multi-output domino gates, which have shown area–speed improvements with respect to single-output gates using 90nm technology.

In this brief, a new 8-bit carry chain adder block in multi-output domino CMOS logic is proposed. The even and odd carries of this adder are computed in parallel by two independent 4-bit carry chains[7]. Implementation of wider adders based on the use of the proposed 8-bit adder module shows significant operating speed improvement compared to their corresponding adders based on the standard 4-bit MCC adder module[8].
III. NEW HIGH SPEED ADDER IN DYNAMIC (DOMINO) CIRCUIT

The generate signal implemented in domino logic is shown in Figure 2. It consists of two inputs namely $a_i$ and $b_i$ and has one output $g_i$. The two inputs are connected in series thus perform AND operation. The operation of the circuit is controlled by clock signal.

![Figure 2 Schematic Diagram of Generate Signal Implemented in Domino Logic](image)

Figure 2 shows the implementation of generate signal in domino logic. The circuit will possess generally two state precharge state and evaluation state. If the clock signal goes to value ‘0’, then the circuit will enter into precharge state and PMOS will get connected to ground and output will maintain the value of 0. If the clock makes the transition from 0 to 1 then the circuit will enter into evaluation state and the output depends on the input value. Since generate signal possess AND operation if both input are maintained at 1, then the output $g_i$ will be maintained at 1 else the output value will be maintained at 0 i.e.$g_i=0$. 

![Figure 3 Schematic Diagram of Propagate OR Signal](image)

The propagate signal implemented in domino logic is shown in Figure 3. It consists of two inputs $a_i$ and $b_i$ and consists of one output signal $p_i$. Here the propagate signal is implemented in OR operation. The propagate circuit is controlled by clock signal. If clk goes to ‘0’, then the circuit will enter into precharge state and the output remains in 0 value. If clk value is 1, then the output value depends on input value. Since this propagate signal is OR operation based if any one of the inputs is 1, then output $p_i$ will maintain the value 1 else $p_i$ will have value 0.
IV. SIMULATION RESULT AND DISCUSSION

In this section simulation results for carry look-ahead adder implemented in domino logic in 65nm technology. The following figures shows the simulation report with various parameter like power, voltage, temperature etc.,

In the fig 4, it shows the result of 128 bits as an input. These input will provide the output as sum and carry. These outputs are obtained by varying a clock signal in the domino circuit 65nm technology.

Figure 5 shows the graph that compares the power with temperature. From the figure it illustrates that while the temperature increases, power of the circuit also get increases.

In fig 6, it shows the graph of total delay vs temperature. The temperature is focused on heat dissipation in the circuit so the performance of circuit reduces, delay has been increased accordingly.
In fig 7 it shows variation of voltage while the temperature has been varied from 25°C to 70°C.

In fig 8 it shows the graph of current vs time vs power. When current is off condition the power also pursuing the same condition, it gets increased when current is on.

In fig 9 it shows the graph which compares the power and technologies (180nm, 90nm, 65nm). It depends on the supply voltage of the technology used i.e., \( V_{dd} = 1.0 \text{V} \).

V. CONCLUSION

In this paper the performance of 128-bit adder circuit designed using in dynamic (domino) circuit techniques is analysed in detail and its performance is compared with static adder circuits. The 128-bit adder circuit is simulated using L=65nm technology along with supply voltage \( V_{dd} = 1.0 \text{V} \). The experimental results shows that these adder
circuits gives superior performance compared to adder circuits designed using conventional domino techniques. Further, Manchester carry chain adder in 256-bit is used for increasing high speed and reduced delay in the domino circuit.

REFERENCES


BIOGRAPHY

BHARATHLA received the B.E degree in Electrical and Electronics engineering from Avinashilingam University, Coimbatore. She is currently pursuing the M.E. degree in Applied electronics from the IFET college of Engineering, Villupuram, Tamilnadu. Her current research interests include low-power, high-performance CMOS technology, and Digital image processing.

MANIKANDAN.M received the B.E degree in Electronics and communication engineering from Sri Manakula Vinayagar college of engineering Puducherry, India and M.E degree in Karuniya University, Coimbatore, India. His current research interests include low-power, high-performance, and robust circuit design for deep-submicrometer CMOS technologies.

RAJASRI.K received the B.E degree in Electronics and communication engineering from AVC college of engineering Mannampandal, Mayiladuthurai, Tamilnadu. She is currently pursuing the M.E. degree in Applied electronics from the IFET college of Engineering, Villupuram, Tamilnadu. Her current research interests include low-power, high-performance, and robust circuit design for deep-submicrometer CMOS technologies.

SANTHINLP received the B.E degree in Electronics and communication engineering from Anand Institute of Higher Technology, Chennai. She is currently pursuing the M.E. degree in Applied electronics from the IFET college of Engineering, Villupuram, Tamilnadu. Her current research interests include low-power, high-performance CMOS technology, and Digital image processing.