

International Journal of Innovative Research in Science, Engineering and Technology

Volume 3, Special Issue 3, March 2014

2014 International Conference on Innovations in Engineering and Technology (ICIET'14) On 21<sup>st</sup> & 22<sup>nd</sup> March Organized by

K.L.N. College of Engineering, Madurai, Tamil Nadu, India

# Implementation of 81 Level Inverter Using Trinary Logic

JansiRani.V<sup>[1],</sup> Rahila.J<sup>[2]</sup>,Santhi.M<sup>[3],</sup>

PG Scholar<sup>[1]</sup>, Department of Electrical and Electronics, Sethu Institute of Technology, Kariapatti,

Virudhunagar Dist., India.

Assistant Professor (Sr.grade)<sup>[2]</sup>, Department of Electrical and Electronics, Sethu Institute of Technology, Kariapatti, Virudhunagar Dist., India.

Professor and Head<sup>[3]</sup>,Department of Electrical and Electronics,Sethu Institute of Technology, KariapattiVirudhunagar Dist., India.

ABSTRACT— In this present existing power scenario to meet out the demand multilevel inverter technology has emerged recently are very important alternative in the area of high power medium voltage applications. This paper proposes a trinary hybrid 81-level multilevel inverter for medium voltage applications. An 81 level inverter is designed to increase the quality of the output waveform to sinusoidal. Particularly, an 81-level inverter is an optimization in the number of levels for a given number of power transistors in power converters. The proposed topology uses reduced number of switching devices and thus reducing losses and low THD in comparison with the conventional topology. The configuration of the circuit is simple and easy to control. The operational principle and waveforms are illustrated and analyzed. To validate the proposed topology, the circuit is simulated and verified using Matlab /Simulink.

**KEYWORDS**— Hybrid multilevel inverter, minimum switches, trinary logic, 81- levels.

# I. INTRODUCTION

Multilevel inverter is originally developed for medium voltage drive of ac motor. As the number of voltage level increases, the output voltage waveform adds more steps and the output current waveform has lower total harmonic distortion. The advantages of multilevel inverters are higher voltage capability, reduction of input and output harmonic content, lower switching losses, higher amplitude fundamental and lower dv/dt. Another major advantage of multilevel inverter is that their switching frequency can be lower than the conventional

Copyright to IJIRSET

two level inverter for the same THD of the output voltage, which means lower switching losses and increased efficiency [1], [2].

At present there are three basic Multilevel inverters topologies; diode clamped (DCMI), flying-capacitor (FCMI), and multi module cascaded inverter (MMCI) [3]-[7].These are shown below in fig.1, fig.2, fig.3 [4]. For research on multilevel inverter topologies [4] a preferred multilevel inverter topology shall have the following characteristics. (1).The level is easy to extend (2).The number of the separated DC sources is few (3).There is no voltage balance problem (4).It has a modular structure.



A CMC [8] as shown in fig.3 is easy to design and easy packaging is also possible in CMC topology as each level has the same structure and there are no extra clamping diodes or voltage balancing capacitors [9], which are required in the DCMC and the FCMC. The

number of output voltage levels can be easily adjusted by changing the number of full-bridge converters. The CMC synthesizes a desired voltage from the several independent DC voltage sources which may be obtained from batteries, fuel cells or solar cells. [10]. In general, the output voltage of CMC is controlled by [11]:

(1).By controlling the pulse width of the output voltage by fundamental frequency switching (FFS) method (or) PWM technique [12]-[14] while keeping the magnitude of dc voltage fixed. (2).By controlling the magnitude of dc voltage while keeping the pulse width of output voltage fixed or by controlling the Modulation index in case of PWM. (3). By controlling both the magnitude of dc voltage and the Pulse width of the output voltage.

The basis of selecting the method of controlling the converter output voltage is dependent on the ability to control the THD. The objective of achieving minimum THD [15]-[17] is based on two switching methods, the fundamental frequency switching (FFS) & multi-carrier based PWM technique. [18], FFS modulation [19], [20] can be easily implemented for the CMC due to its unique structure. All switching angles can be calculated off-line and then stored in a look-up table for digital implementation.



Fig.3 cascaded H-bridge multilevel inverter

Compared with the carrier-based PWM schemes, FFS features low switching losses since all the IGBT switches operate at fundamental frequency. As the expressions for switching angles are nonlinear and transcendental, deriving a valid solution over the full range of amplitude modulation index (ma) [21] is not always possible.

Copyright to IJIRSET

www.ijirset.com

In the proposed paper an 81 level multilevel inverter with trinary logic scheme is designed which reduces the number of switches. This topology reduces the cost and size of the inverter thus reducing the switching losses. It uses level shifted multi carrier modulation technique. This technique reduces the THD% which improves power quality.

### **II. MULTILEVEL INVERTER TOPOLOGIES**



Fig.4. Basic unit of multilevel inverter. .

The basic unit of multilevel inverter in the conventional topology is shown in fig.4. The conventional topology consists of four switches in an H bridge unit.

 TABLE I

 SWITCHING PATTERN-CONVENTIONAL TOPOLOGY

T <sub>1</sub> & T <sub>2</sub>	T <sub>3</sub> & T <sub>4</sub>	V <sub>0</sub>
1	0	+Vdc
0	1	-Vdc

The Table I illustrates the switching scheme and output voltage for conventional topology. In the conventional topology, when  $T_1 T_2$  is ON the output voltage is +VDC and when  $T_3 T_4$  is ON the output voltage is -VDC. This topology permits the DC voltage sources to be distributed in equal, binary also in trinary pattern but number of switches is increased which increases the gate driver circuits. Switching losses are also increased.



Fig.5. Multilevel inverter topology

215

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14

In the topology presented above, each H-bridge module requires only two switches and the voltage levels can only be added which allows the input voltage to be distributed either equally or in binary pattern.(ie) Trinary distribution of DC sources is not possible with this configuration[23].

(1)

(2)

For, Equal DC source:  $N_{step} = 2n + 1$ , n = 1, 2, 3, BinaryDCsource:  $N_{step} = n (n+1)$ , n = 1, 2, 3,... Where

n-Number of DC sources.



Fig.6. Complementary switching circuit for 31 levels

In this circuit also Each H-bridge module requires only two switches. In the topology presented above also the voltage levels can only be added which allows the input voltage to be distributed either equally or in binary pattern. (i.e.) Trinary distribution of DC sources is not possible with this configuration [24]. For

Binary DC source:  $N_{level} = 2(n + 1)^m - 1$ . (3) Where,

m – no. of stages in series

n - no. of dc sources

# III. PROPOSED MULTILEVEL INVERTER TOPOLOGY WITH MINIMUM NUMBER OF SWITCHES



Fig.7. Basic unit of proposed topology.

The basic unit of multilevel inverter in the proposed topology is shown in fig.7 respectively. The proposed topology consists of only two switches in an H-bridge unit. The proposed multilevel inverter requires bidirectional switches with the capability of blocking voltage and conducting current in both directions. Thus

Copyright to IJIRSET

www.ijirset.com

the number of switches is reduced to half which results in the reduction of gate driver circuits too. Therefore the control is made simple, easy and economic. Also the switching losses are reduced greatly.

 TABLE II

 SWITCHING PATTERN-PROPOSED TOPOLOGY

$T_1 \& T_2$	$\mathbf{V}_{0}$
1	+Vdc
0	-Vdc*
#D1 1D0 1	

\*D1 and D2 connected to higher potential

The Table II illustrates the switching scheme and output voltage proposed topology. In the proposed topology, when  $T_1 T_2$  is ON the output voltage is +VDC and when they are OFF the output voltage is - V DC, provided the diodes  $D_1D_2$  are connected to higher potential. Thus, the proposed topology allows the DC voltage Sources to be distributed in trinary pattern. For,

Equal DC source:	$N_{step} =$	2n +1, n = 1, 2, 3,	(4)
Binary DC source:	$N_{step} =$	$2^{(n+1)} - 1 n = 1, 2, 3$	(5)
Trinary DC source:	$N_{step} =$	$3^{n}$ , n = 1, 2, 3	(6)

The Fig.8 shows a basic idea to generate output voltage levels where VDCI = VDC, VDC2 = 3VDC, VDC3 = 9VD C, VDC4 = 27V DC, The lower inverter generates a fundamental output voltage with nine levels, and then the upper inverters add or subtract one level from the fundamental wave to synthesize stepped waves.

The topology employs trinary dc input source. By using V DC, 3 V DC, 9V DC and 27V DC it can synthesize 81 output levels: -40VDC, -39VDC, -38VDC•  $\cdot$  -VDC, 0, VDC•... 39VDC, 40VDC as shown in Table III.





Fig. 9. Level shifted multi carrier PWM (7 Level)

The most popular and simple switching scheme for multilevel voltage source converter is Multi-carrier-PWM (MCPWM) shown in Fig.9 (7 Level). For an N-Ievel converter, N-l carrier signals with the same frequency "fc" and peak-to-peak amplitude "Ac" are placed in such a way, that they occupy continuous bands between the positive and negative dc rail of the inverter [22]. The voltage reference or modulation waveform has peak-to-peak amplitude "Am" and frequency "fin", and it is centered in the middle of the carrier set. The voltage reference is continuously compared with each of the carrier signals. In multilevel converters, the amplitude modulation index  $(rn_a)$  and the frequency ratio  $(m_f)$  are defined by (1) and (2), respectively.

**S7** Vo\* **S8 S6 S5 S4 S3 S2 S1** 

Fig.8. Proposed topology for 81 levels.

TABLE III

SWITCHING PATTERN-PROPOSED TOPOLOGY

Copyright to IJIRSET

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14

$$m_a = \frac{A_m}{Ac(N-1)} \tag{1}$$

$$m_f = \frac{f_c}{f_m} \tag{2}$$

There are three schemes for level shift multi-carrier modulation listed as follows:

1) In-phase disposition (IPD): where all carriers are in phase.

2) Alternative phase opposite disposition (APOD): where all carriers are alternatively in opposite disposition.

3) Phase opposite disposition (POD): where all carriers above the zero reference are in phase but in opposition with those below the zero reference.

This paper addresses a novel Cascaded H bridge multilevel inverter which uses trinary dc input source and minimum switching devices. Therefore the control is made simple and easy. Furthermore, Mat Lab embedded function is written for Constant voltage and constant frequency operation. The operational principle and key waveforms are illustrated in detail. To verify the performance of the proposed multilevel inverter, computer-aided simulations are performed.

# V. COMPARISON OF PROPOSED TOPOLOGY WITH EXISTING TOPOLOGY.

In the Existing topology each H-bridge module requires only two switches and the voltage levels can only be added which allows the input voltage to be distributed either equally or in binary pattern where as in the proposed topology the trinary configuration has dc voltage sources that are scaled by the factor of three. This trinary configuration provides the maximum number of voltage levels with constant number of IGBTs. In the proposed topology, the voltage levels can be added and subtracted which allows the input voltage to be distributed either equally, binary or in trinary pattern.

TABLE-IV Comparison with Respect to NO.OF switches, NO.OF sources, NO.OF LEVELS

Topology	DC Sources Distribution	No. of DC source	No. of Switch	Output voltage levels
Conventional Method	TRINARY	n	4n	3 <sup>n</sup>
Existing Methodology	Binary (trinary not possible)	n	2n + 4	2 <sup>(n +1)</sup> - 1
Proposed Method	TRINARY	n	2n + 4	3 <sup>n</sup>







Fig.10.Comparion of levels, switches, dc source for (a) conventional and proposed topology (b) reduced no. of switches and trinary proposed(c) complementary switching and trinary proposed

Copyright to IJIRSET

# VI. SIMULATION RESULTS





Fig.11. Output voltage and current waveform. Upper: Output voltage. Lower: Output current 100V/div, 2Aldiv and 0.01s/div.



Fig.12. Voltage harmonics spectrum (81 Levels)

Fig 11 and Fig 12 represent the simulation result of output voltage, current and total harmonics distortion respectively. The synthesized output voltage waveforms for the above topologies show better output voltage quality and THD of 1.63%.

TABLE V PERFORMANCE OF 81 LEVEL TRINARY PROPOSED MLI FOR DIFFERENT LOAD

L=0.01H	81 Level		
Load(in w)	THD Efficiency		
10	0.2288	73.66	
100	0.0644	88.69	
200	0.0615	89.99	
300	0.064	90.4	
400	0.058	90.6	
1000	0.04	90.6	

Copyright to IJIRSET

THD CURVE





#### EFFICIENCY CURVE



Fig 14. Input power Vs Efficency of 81 level trinary proposed MLI

### VII. CONCLUSIONS

A novel multilevel module (MLM) for the multilevel converter has been proposed. The proposed topology is a combination of MLMs and full-bridge converter. The proposed topology extends the design flexibility and the possibilities to optimize the converter for various objectives. It has been shown that the structure, consisting of MLMs with two switches has the minimum number of switches for a given number of voltage levels. The proposed topology has been compared with other topology. It has been shown that the proposed topology provides 81 levels on the output voltage using 12 IGBTs. But the topology presented in [24] produces only 31 voltage levels using 12 IGBTs. The proposed topology not only has lower switches and components in comparison with other one, but also it operates with trinary DC sources which increases the output voltage levels greatly as the number of multilevel modules increase. The proposed topology can be a good solution for applications that require high power quality, or applications that have considerable numbers of dc voltage sources. The operation and performance of the proposed topology has been verified through computer simulation. Analyses and simulations demonstrated the superiority of the proposed system.

#### REFERENCES

Tae-Jin Kim, Dae-Wook Hang, Yo-Han Lee and Dong-Seok [1] Hyun, "The analysis of conduction and switching losses in multilevel inverter system ", PESC,2001 IEEE vol.3, pp 1363 - 1368, 2001.

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14

- [2] D.A.B Zambra, C,Rech, 1.R.Pinheiro, "Comparison of neutral point clamped symmetrical and hybrid asymmetrical multilevel inverter ",IEEE Trans. Ind. Electron., Vol.57, no. 7, pp 2297-2306, July 2010
- [3] L. G. Franquelo, 1. Rodriguez, S. Kouro, R. Portillo, and M. A. M.Prats, 'The age of multilevel converter arrives, " IEEE Ind. Electron.Magazine, pp. 28-39, 2008.
- [4] J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel Inverters: A survey of topologies, controls, and applications, " IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
- [5] 1. S. Lai, and F. Z. Peng, "Multilevel Converters-A New Breed of Power Converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-5 17, May/June, 1996.
- [6] M. H. Rashid, Power Electronics Handbook, Academic Press, 2001, pp.539-562.
- [7] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives, " IEEE Trans. Ind. Electron., vo1.35, pp.36-44,1999..
- [8] Mohamad N.Abdul Kadir,Saad Mekhilef,and Hew Wooi Ping,"Dual VectorControl Strategy for a Three Stage Hybrid Cascaded Multilevel Inverter,"journal of power Electronics.,vol.10,pp.156-164,March 2010
- K.Ramani and Dr.krishnan,"An estimation of Muti-level Inverter Fed induction motor drive," journal of power Electronics.,vol.10,pp.19-24,2010
- [10] Muhammad. H. Rashid, Power Electronics Circuits, Devices and Applications, Third Edition, Person Prentice Hall, pp.40-6430, 2004
- [11] Husam.K.Al.H,"Investigation of a cascade multilevel inverter as advanced static compensator,"Department of Electrical and computer Engineering ,University of Manitoba,Canada,August 2002
- [12] John .N. Chiasson, L. M. Tolbert, K.J McKenzie, Zhong Du, "Control of a multilevel converter using resultant theory," IEEE Transactions on Control Systems Technology, Vol. 2, No.3, pp. 345-354, May 2003
- [13] R.Bensraj, S. P. Natarajan and V. Padmathilagam, "Multicarrier trapezoidal PWM strategies based on control freedom degree for msmi, " RPN Journal of Engineering and applied Sciences, Vol. 5, No.5, May 2010.
- [14] P.G. Song, E. Y. Guan, L. Zhao, S. P. Liu, "Hybrid electrical vehicles with multilevel cascaded converter using genetic algorithm," IEEE Conference on Industrial Electronics and Applications, pp.1-6, May 2006
- [15] Sule Ozdemir,Engin Ozdemir,Leon M.Tolbert,andSurin Khomfoi,"Elimination ofHarmonics in a Five-Level Diode-Clamped Multilevel Inverter Using Fundamental Modulation,"IEEE Trans.Ind.Applicat.,vol.15.pp.850-854.2007
- [16] S.Leela and S.S Dash,"Harmonic Reduction in five Level Inverter Based Dynamic Voltage Restorer"Research journal of applied science and technology,pp.787-797,2010
- [17] Bin,wu,High Power Converter andAC Drives ,Jon willy &sons.ins,Hoboken,New Jersey,pp.1k19-142,2006
- [18] L.Tolbert and T.Habetler,"novel Multilevel Inverter Carrier-Based PWM Methods,"IEEE Trans.Ind.Applicat.,vol.35,pp.1424-1431,Jan./Feb. 1998
- [19] C.Govindaraju and K.Baskaran,"Analysis and Implementation of Multiphase Multilevel Hybrid single carrier sinusoidal modulation," journal of power Electronics.,vol.10,pp.366-373,july2010
- [20] C.Govindaraju and K.Baskaran,"Efficient Hybrid Carrier Based Space Vector Modulation for a cascaded multilevel inverter,"IEEE Trans.Ind.Applicat.,vol.10,pp.277-284,May 2010
- [21] C.Govindaraju and K.Baskaran,"Performance Improvement of multiphase Multilevel inverter Using Hybrid Carrier Based Space vector modulation," IEEE Trans.Ind.Applicat.,vol.2,pp.137-149,Nov. 2010
- [22] Bahr Eldin S. Mohammed and K.S.Rama Rao, "A New Multi Carrier Based PWM for Multilevel Converter", 2011 IEEE Applied Power Electronics Colloquium (IAPEC).
- [23] [Ebrahim Babaei and Seyed Hossein Hosseini, "New cascaded multilevel inverter topology with minimum number

Copyright to IJIRSET

www.ijirset.com

of switches ", Energy Conversion and Management, Volume 50, Issue I I, November 2009,Pages 2761-2767 Ebrahim Babaei and Mohammad Farhadi Kangarlu"A

- [24] Ebrahim Babaei and Mohammad Farhadi Kangarlu"A Generalised Cascaded Multilevel Inverter Using Series Connection of Submittlevel Inverter, vol.28, No.2, Feb 2013
- [25] Rahila.J,K.Shanthi,B.kannabiran"A new 81 level inverter with reduced no of switches" IEEE Trans.Ind.Application may 2012