



Power Efficient and Noise Immune Domino Logic for Wide Fan in Gates

K.Venkata laxmi¹, B.Lakshmi²

PG Student [VLSI], Dept. of ECE, GVP College of Engineering, Visakhapatnam, Andhra Pradesh, India¹

Assistant professor, Dept. of ECE, GVP College of Engineering, Visakhapatnam, Andhra Pradesh, India²

ABSTRACT :In recent years power saving is one of the important thing. Domino logic circuit is power efficient circuit,so it is widely used in variety of applications in digital design. But it has a limitation of low noise immunity and more leakage current. This problem can be solved by using keeper transistor to compensate leakage current of pull down network. The conventional keeper domino circuit reduces the performance and more power consumption due to the contention between keeper transistor and pull down network. This problem is more in wide fan in gates due to large number of leaky paths connected to the dynamic node. In this paper ,a new technique is proposed which overcomes the contention problem and reduces power dissipation and provide high noise immunity. Simulations of wide fan in gates are designed using TSMC 180nm technology with Vdd=1V at 27°C and 110°C using mentor graphics.

KEYWORDS :Domino logic,dynamic node,wide fan in,noise immunity.

I. INTRODUCTION

Static CMOS logic circuits with complementary NMOS pull down and PMOS pull up networks are used for the majority of logic gates in integrated circuits.static gates have limitations, area and speed especially for wide fan in gates. To overcome these issues ,we can go for pseudo NMOS logic gate, which are most common form of CMOS ratioed logic. Pull down network is same like that of static CMOS logic gate ,but the pull up network is replaced with single PMOS transistor that is grounded so it is always ON. Pseudo nmos logic circuit has a limitation of static power dissipation and weak low level at output. By combining the advantages of low power from static CMOS logic and less area from pseudo nmos logic the dynamic logic circuit is formed by introducing the clock input signal. Dynamic CMOS logic required number of transistor that is for fan in n is n+2. Dynamic circuit reduces the short circuit power dissipation but it suffers from charge sharing, charge leakage and clock skew. More over, dynamic circuits sharing the same clock cannot be directly connected. These problems are overcome with domino logic.Domino logic circuits with high fan in gates are widely used due to their high performance. Domino logic circuit is formed by adding a static CMOS inverter to the output of dynamic CMOS logic. The idea of forming domino logic is to limit charge leakage and charge sharing by feeding back the inverting output. Major drawback of domino logic circuit is more sensitive to noise than static logic families.On the other hand, Power consumption is one of the important factor in present days especially for portable devices. One way to achieve low power is scaling down the supply voltage.As supply voltage reduces, the threshold voltage (V_{th}) of transistors is reduced. However lowering the threshold voltage leads to an exponential increase of subthreshold leakage current. Another way to reduce power is technology scaling. As the technology scales down to nano meters, the gate oxide thickness is scaled down. Such thin gate oxide leads to significant gate leakage current. For these reasons static power consumption i.e., leakage power dissipation has become a dominant factor for current and future technologies. Reduction of leakage current and improving noise immunity is a major concern. The most popular domino logic is the standard footerless domino logic (SFLD). In this design, PMOS keeper transistor is employed to prevent undesired discharging at the dynamic node due to the leakage current and charge sharing of the pull down network,thus improving the robustness. Keeper ratio is defined as the ratio of the current drivability of keeper transistor to the evaluation network.

$$K = \frac{\mu_p \left(\frac{W}{L} \right)_{\text{keeper transistor}}}{\mu_n \left(\frac{W}{L} \right)_{\text{evaluation transistor}}}$$

Where W and L are transistor sizes, μ_p and μ_n hole and electron mobilities. Schematic of basic standard footerless keeper domino logic shown figure 1




Fig 1: Wide OR Gate Using Standard Footerless Domino Logic (SFLD) and Pull Down Network.

Operation of domino logic occurs in 2 phases. In Precharge phase, clock signal is at low i.e., (clock = 0) all the inputs at low, the dynamic node pulled up to V_{dd} through Precharge PMOS device. In evaluation phase, clock signal is at high i.e., (clock = 1) depends on input pattern either charge of dynamic node retained or removed. If all the inputs at low, output of OR gate must be zero, hence dynamic node must remain high and consequently the pmos keeper must stay on to compensate for any leakage current drawn out of dynamic node. In the case where atleast one of the input is high, stored charge on dynamic node must be discharged. In this case both PMOS keeper transistor and pull down network circuit simultaneously ON during the time interval from when pull down network starts conducting until voltage of output node reaches a certain high voltage. The contention between keeper and pull down network increases as the keeper transistor is upsized. This causes an increase in the evaluation delay of the circuit and increase in power consumption and degrades the performance. While weak keeper is to increase speed up switching transistor. There is conflict requirement gives rise to tradeoff between power and performance.

II. LITERATURE SURVEY

Several domino techniques have been proposed in the literature such as conditional keeper domino logic (CKD) [2], diode footed domino logic (DFD)[3], leakage current replica keeper logic (LCR)[4], controlled keeper by current comparison domino logic (CKCCD)[5] and current comparison domino (CCD)[6] are shown in fig 2.1, 2.2, 2.3, 2.4, respectively. The main goal of these circuits is to reduce leakage and power consumption and improve noise immunity, especially for wide fan in gates.

- A. Conditional Keeper Domino Logic (Ckd):** Another existing leakage tolerant technique is conditional keeper domino (CKD) logic [2]. Schematic of CKD logic shown in figure. Conditional keeper domino logic circuit consists of 2 keeper transistors, small keeper transistor turns on in precharge phase and large keeper transistor turns ON in evaluation phase. In precharge phase when clock is low, the pull up transistor is on, so the dynamic node charged to V_{dd} .

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014




Fig 2.1 Wide OR Gate Using Conditional Keeper Domino (CKD)

At the beginning of evaluation phase when clock is high, the small keeper K_1 turns on to hold the state of the dynamic node and large keeper k_2 turns off for some time. This keeper transistor sized larger than keeper transistor K_1 to maintain the state of dynamic node for the rest of evaluation phase to improve the robustness of the circuit. However, conditional keeper domino has some drawbacks such as increasing delays of the inverters and nand gate to improve noise immunity to the circuit.

B. Diode Footed Domino (DFD):

In diode footed domino logic [3], NMOS transistor m_1 connected in diode configuration i.e, gate and drain terminals are connected together in series with the evaluation network. Diode footer transistor reduces sub threshold leakage current due to the stacking effect. Due to the leakage current of evaluation transistors, there is some voltage established across diode footer m_1 in the evaluation phase. This voltage drop makes V_{gs} of the off evaluation transistor negative, causing an exponential reduction in sub threshold leakage. Voltage drop across diode footer increases the body effect of the evaluation transistor which also helps in reducing the sub threshold leakage. On the other hand diode footer transistor m_1 increases the switching threshold voltage of the gate by the threshold of NMOS devices and hence gate switching v_{th} is $2v_{th}$. higher switching voltages results better noise immunity.




Fig 2.2: Wide OR Gate Using Diode Footed Domino (DFD)

C. Leakage Current Replica Keeper (LCR)

In leakage current replica keeper [4], current mirror circuit is added to the keeper of standard footer less domino logic. Transistor m_1 of the mirror circuit is connected in diode configuration, i.e, gate of the PMOS transistor is connected to the drain. By doing like this both gate and drain of the PMOS transistor is at potential voltage level of the keeper. Keeper voltage is same as the potential of drain of keeper transistor mk_1 . This leakage current replica keeper reduces the power consumption .

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014




Fig 2.3: Wide OR Gate Using Leakage Current Replica Keeper(LCR)

Operation of circuit is as follows : In precharge phase, when clock is low and all the inputs are at low level , dynamic node charged up to V_{dd} . During precharge phase, output is at low which turns on the keeper transistor MK2 and it acts as a short circuit transistor. Now the drain of MK1 transistor is directly connected to the dynamic node and due to the diode configuration of this keeper transistor MK1 drain voltage of M1 is also at the logic low level of dynamic node. High voltage of drain of M1 transistor reduces the leakage current. In this way, the leakage power is reduced.

D. Controlled Keeper by Current Comparison Domino (CKCCD)

In CKCCD technique, keeper transistor controlled by the current comparison domino mechanism. Basic idea of this technique is that keeper transistor is controlled with the current comparison so that when dynamic node is truly discharged, keeper transistor will be off to prevent the contention between keeper transistors and pull down network. Due to this power and the propagation delay gets reduced. Schematic of CKCCD shown in figure 2.4




Fig 2.4: Wide OR Gate Using Controlled Keeper by Current Comparison Domino (CKCCD)

leakage current is reduced due to the stacking effect because the minimum voltage of a MOS transistor in diode configuration is identical to $v_{gs} = v_{ds} = v_{tn}$. In Evaluation phase, when clock is in high level i.e, CLK='1', the precharge transistor and M8 are off. Depending on the inputs, other transistors may be turns on or off. First if all inputs at low level, the mirror current is larger than the PDN leakage current, the voltage node is discharged to zero This reduces the contention by turning off the keeper transistor.

E. Current Comparison Domino Logic (CCD):

In CCD logic uses pull up network (PUN) instead of Pull down network(PDN). There is a race between PUN and the reference current. Keeper transistor added in series with the reference current to reduce power consumption when voltage of the output node has fallen to the ground voltage.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014




Fig 3: Wide OR Gate Using Current Comparison Domino (CCD)

Pre discharge Phase: In this phase, CLOCK is at low level i.e, CLK='0' and all input signals are at high level. Voltage of the dynamic node falls to low level by the transistor M_{dis} and raises to high level by the transistor M_{pre} . Therefore, the transistors M_{pre} , M_{dis} , M_{k1} , M_{k2} are on and other transistors are off. Then the output voltage raised to high level.

Evaluation phase: When CLOCK is at high level CLK='1' and the transistors may be turns on or off depending on the input voltages. Here two states may possible, first all the inputs are high, a small amount of voltage is recognized across the transistor $M1$ due to leakage current. Even though the leakage current is mirrored by transistor $M2$, the keeper transistor of the second stage M_{k1} and M_{k2} give back this mirror leakage current. It is clear that upsizing transistor $M1$ and increasing the Mirror ratio increases the speed at cost of high noise immunity degradation. Second, at least one input falls to low level, one conduction path exists, pull up current flow is raised and voltage of node is reduced to non zero voltage, which is equal to the gate source voltage of the saturated transistor $M1$. This voltage same as the drain to source voltage of $M1$ depend on size of $M1$ and its current. Increasing the pull up current increases the mirrored current in transistor $M2$, thus voltage of the dynamic node is charged to V_{dd} , yields discharging the voltage of the output node and turning off the main keeper transistor M_{k1} . Due to this contention between keeper and mirror transistor are mitigated.

III. PROPOSED WORK

Static Evaluation Domino Logic (SEDL):

In case of wide fan in gates, capacitance of the dynamic node is large then speed decreases severely. Due to the large parallel leaky paths, power consumption increases and noise immunity reduces due to large contention. These problems would be solved by static evaluation domino logic. SEDL works as a static gate in the evaluation network. This circuit demonstrates less power and very efficient in performance. A wide fan in OR gate using SEDL shown in fig 3.1. circuit operates in 2 phases. In precharge phase when clock is at low level, the dynamic node charges to high. NMOS transistor is in off state and it is at floating, this value passed to keeper transistor. At the beginning of the precharge phase the footer transistor is turned on, and it may pull the dynamic node to ground but because of continuing to charge in the precharge state, the voltage at the dynamic node remains high.




Fig 3.1: Wide OR Gate Using Static Evaluation Domino Logic (SEDL)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014

In the beginning of the evaluation phase, the footer transistor is in off state because of the delay introduced. In this time slot, it allows evaluation network to perform its operation. If any of input tries to pull down the dynamic node, then the voltage between dynamic node and footer, so MN2 transistor turns on, the dynamic node pulled down to the ground. This setup is used to prevent leakage charge at the beginning of evaluation by utilizing the stacking effect. After complete delay footer transistor turns ON, it makes MN2 to turns OFF. If there is no input makes a path between dynamic node and the footer node, and at the beginning of evaluation phase footer node is at floating state. This voltage should not turn the MN2 transistor ON, so there is no discharging path from dynamic node to ground. At this moment, the output is at logic low level and makes the keeper transistor MK to give out the dynamic node in charging to its maximum. After that, if dynamic node is discharged and if any input disconnected from its operation, at this time the voltage value of dynamic node is floating , and as mentioned before it turns ON the NMOS transistor and produces a weak low logic level at the inverter output.

IV. SIMULATION RESULTS AND COMPARISON

The proposed circuit is simulated using mentor graphics in the TSMC180nm technology at 27°C and 110°C. The supply voltage used in the simulations is 1V. Table 1&2 shows power dissipation of SFLD and various domino logics at 27°C and 110°C.




Fig 4.1 shows output of OR gate using SEDL



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014

Table 1: Comparison of Power Dissipation (pw) At 27°C and 110°C Temperature between Various Domino Logics

FAN IN	PARAMETER	SFLD	CKD	DFD	LCR	CKCCD	CCD	SEDL
8	Power	67.94	82.4	75.03	7528	38.78	33.75	20.14
8	Normalized Power	1	1.21	1.1	1.1	0.57	0.49	0.29
16	Power	118.38	139.75	133.43	132.78	51.56	34.98	22.52
16	Normalized Power	1	1.18	1.12	1.12	0.43	0.29	0.19
32	Power	233.163	254.76	248.13	283.65	76.52	35.87	24.62
32	Normalized Power	1	1.09	1.06	1.21	0.32	0.13	0.1
64	Power	463.16	484.72	478.72	549.18	108.2	36.69	26.33
64	Normalized Power	1	1.04	1.03	1.18	0.23	0.07	0.06

FAN IN	PARAMETER	SFLD	CKD	DFD	LCR	CKCCD	CCD	SEDL
8	power	5.36	7.41	6.37	5.90	5.64	3.37	3.29
8	Normalized power	1	1.38	1.18	1.10	1.05	0.62	0.61
16	power	9.86	12.08	11.04	10.58	9.58	3.37	3.29
16	Normalized power	1	1.22	1.11	1.07	0.97	0.34	0.33
32	power	19.21	21.43	28.38	20.49	19.10	3.38	3.293
32	Normalized power	1	1.11	1.47	1.06	0.99	0.17	0.16
64	power	37.90	40.12	39.05	39.76	33.27	3.39	3.29
64	Normalized power	1	1.05	1.03	1.04	0.87	0.08	0.08




Fig 4.2 shows power dissipation comparison at 27°C and 110°C temperatures

Proposed SEDL logic has less power dissipation compared to the SFLD logic. As the temperature increases power dissipation also increases.

Table 3: comparison of delay between various domino logics

FAN IN	PARAMETER	SFLD	CKD	DFD	LCR	CKCCD	CCD	SEDL
8	Delay	498.41	454.5	498.48	499.77	339.05	501.35	166.6
16	Delay	573.6	462.6	578.2	553.6	317.18	501.35	115.08
32	Delay	999.4	499.81	512.3	499.68	414.46	501.35	113.17
64	Delay	979.5	407.8	502.20	974.9	415.08	501.35	215.08



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 10, October 2014




Fig.4.3 shows of normalized power delay and UNG for proposed domino logic using 180nm technology

Proposed circuit provides less power dissipation better performance and high noise tolerance compared to the various domino logics.

V. CONCLUSION

Leakage current of the pull down network increases significantly with the technology scaling and reducing supply voltage especially for wide fan in gates. Along with this yields low noise immunity and more power consumption. In addition, increasing fan in not only increases delay, also increases contention between keeper transistor and pull down network. In this, new domino technique called static evaluation domino logic technique which increases noise immunity and reduce contention and power dissipation. Existing domino techniques are simulated with mentor graphics in the TSMC 180nm technology at a power supply of 1V. Results of simulations shows that the proposed circuit exhibits less power dissipation for 8, 16, 32 and 64 inputs compared to SFLD.

REFERENCES

- [1] k. roy, s. mukhopadyay, h.mahmoodi,leakage tolerant mechanisms and leakage reduction techniques in deep submicron CMOS circuits, proceedings of the IEEE(2003)
- [2]A.alvandpour, .k.krishnamurthy, k.soumyanath,s.y .borkar,a sub 130nm conditional keeper technique,IEEE journal of solid state circuits 32(2002) 633-638
- [3]h.mahmoodi and k.roy “diode footed domino:a leakage tolerant high fan in dynamic circuit design style,”IEEE circuit syst.i,reg papers,vol 51,no.3,pp.495-503,mar 2004.
- [4]y.lih,n.tzartzanis and w.w.walker,” a leakage current keeper for dynamic circuits”IEEE j.solic ste circuits vol.42,pp48-55,jan2007
- [5]f.haj ali asgari, m.ahmadi, j.wu,low power high performance keeper techniquefor wide fan in gates, in proceeding of fifth international symposium on circuits and systems(ISCAS)(2007) 1625-1628.
- [6] F.moradi, a.peiravi, h.mahmoodi, a new leakage tolerant for high fan in gates,in : proceeding of international conference on microelectronics,Tunisia,2004,pp.493-496.
- [7]peiravi m. asyaei “robust low leakage controlled keeper by current comparison domino for wide fan in gates, integration”VLSI j.,vol 45, no.1 pp 22-32,2012.
- [8] M.H.Anis, M.W.Allam, M.I.Almasry “energy efficient noise tolerant dynamic styles for CMOS and MTMOS technologies, IEEE transactionvery large scale integration,(VLSI) system, vol.10,no.2,pp 71-78,2012.