



SIMULATION OF HIGH STEP UP DC-DC CONVERTER FOR GRID TIE THREE PHASE INVERTER USING RENEWABLE ENERGY

V.N.Lakshmi¹, KambeBalaji Rao²

M.Tech Scholar, Dept. of EEE, Chirala Engineering College, Chirala, Andhra Pradesh, India ¹

Professor & HOD, Dept. of EEE, Chirala Engineering College, Chirala, Andhra Pradesh, India ²

ABSTRACT: This paper presents a high efficiency step-up DC-DC converter for low-DC renewable energy sources. The proposed DC-DC converter is controlled by asymmetrical pulse width modulation (APWM) technique and achieves Zero-current switching (ZCS) of all output diodes. Compared to the previous DC-DC converters, the voltage stresses of the semiconductor devices can be reduced in the proposed converter. Simulation results are obtained from a 200 W output power. The proposed DC-DC converter achieves a high efficiency of 97.5 % at the rated load. Further project has been extended to three phase grid tie inverter using sinusoidal pulse width modulation technique.

Keywords: DC-DC converter, soft-switching, high voltage gain, zero-current switching (ZCS), Three Phase Inverter.

I. INTRODUCTION

The power generation systems using low-DC renewable energy sources such as photovoltaic module and fuel cell need a high step-up DC-DC converter to interface the low-DC voltage to the high DC voltage distribution network [1]. Lots of efforts have been made to develop high step-up DC-DC converters with a high efficiency [2]-[6]. Among the investigated topologies, the active-clamped step-up DC-DC converters in [4]-[6] are gaining its popularity, thanks to its high step-up ratio and soft-switching operation. The active-clamped step-up DC-DC converters in [4]-[6] has a high step-up gain by using the active-clamp circuit at the primary side and the voltage doubler rectifier at the secondary side. Moreover, the series-resonance between the transformer leakage inductor and the capacitor in the voltage doubler rectifier makes the output diodes to be turned off at zero current condition [5]. However, the power switches at the primary side operate under hard-switching condition, which still causes high switching power losses and high heat dissipation problems. The half-bridge dc-dc converter has been presented to reduce switching power losses at high-voltage side [1]. The output diodes are turned off at zero current by using the voltage doubler rectifier. However, an additional half-wave rectifier is needed, which increases switching power losses. In order to overcome these problems, this paper proposes a high-simulation efficiency dc-dc converter for low-dc renewable sources. An improved active-clamped dc-dc converter is presented by using a dual active-clamping circuit. The voltage stress of power switches can be reduced at primary side. The performance of the proposed converter is verified using a 200 W simulation prototype. The simulation results confirm that a high efficiency of 97.5 % is achieved at 50 V input voltage for 200 W output power with an improved dynamic performance.

In this paper a new DC-DC converter topology is proposed to step up the fuel cell voltage and provide a stable dc-link for the DC-AC inverter. The proposed DC-DC power conversion unit consists of a two parallel connected buck-boost converters. This produces an independently controllable dual voltage output. Block diagram of proposed converter is shown in Fig.1. As it will be shown the use of the proposed topology along with a DC-AC inverter eliminates the need for a transformer to provide the required voltage gain. As a result, proposed topology has the following advantages:

- Operates from a single input voltage
- No transformer is required to achieve a voltage gain of 5 in per unit
- If a single phase is connected at its output the system can generate 230 VAC output from a 50 VDC input source without the use of a transformer.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013




Fig.1: Proposed system configuration

II. INVERTER CONTROL SCHEME

The Fig. 1 shows the circuit diagram of the proposed stepup DC-DC converter. This converter combines an input capacitor C_i , a clamp capacitor C_c , main switches S_1 and S_4 , an auxiliary switches S_2 and S_3 , the resonant capacitor C_r , two output diode Do_1 and Do_2 , an output capacitor C_o , and the secondary side leakage inductor L_{lk} . Each switch has its own parasitic capacitor $CS_1 \sim CS_4$ and body diode $DS_1 \sim DS_4$. The switches operate at a constant switching period $T_s (= 1/f_s)$ with the asymmetrical pulse-width modulation (APWM). The transformer T has the magnetizing inductor L_m and leakage inductor L_{lk} with the turns ratio of $1 : N$ where $N = N_s/N_p$. The proposed converter operates in a continuous conduction mode so that the magnetizing inductor current i_{Lm} flows continuously. The capacitors C_c , C_o are large enough so that their voltages are considered constant as V_c and V_o . D_{is} is the duty ratio based on S_1 (S_4) turn-on time. Fig. 2(a) shows the operation waveforms of the primary side components. Fig. 2(b) shows the operation waveforms of the secondary side components. Fig. 3 shows the operation modes of the proposed converter for T_s . The proposed converter has six distinct operating modes for T_s as follows:




Fig.2(a): Voltage Waveforms of Switches

Mode 1 [t_0, t_1]: At $t = t_0$, S_1 and S_4 are turned on. Since $V_{Lm} = V_i$, the magnetizing inductor current i_{Lm} increases linearly as

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

$$iLm(t) = iLm(t_0) + Vi/Lm * (t - t_0) \quad (1)$$




Fig. 2(b): Voltage and Current Waveforms across Diode




Fig.3(a): Mode -I

$$\text{From } V = L di/dt \Rightarrow di = V/L * dt \quad (2)$$

When nV_i is applied to the secondary winding of N_s , the diodes $Do1$ is turned on. The series-resonant circuit consisting of L_r and C_r is formed, respectively. By the series resonance between L_r and C_r , the energy stored in the capacitor C_r is transferred to the output capacitors C_o . The angular resonant frequency ω_r of this series-resonant circuit is

$$\omega_r = 2\pi f_r = 1/\sqrt{L_r C_r}$$

where f_r is the resonant frequency. By referring the output diode current i_{Do1} to the primary side, the primary current i_p is expressed as

$$i_p(t) = iLm(t)$$

$$i_p(t) = iLm(t) + niD01(t)$$

$$i_p(t) = i_p(t_0) + \frac{Vi}{Lm} * (t - t_0) + niD01(t) \quad (3)$$

$$iD01(t) = \frac{v_0 - nVi - Vr}{Zr} \sin \omega_r(t - t_0) \quad (4)$$

$$\text{Where } Zr = \sqrt{L_r/C_r} \quad (5)$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

Mode 2 [t1, t2]: At $t = t1$, the half-resonant period for the output diode currents $iDo1$ is finished. The output diode currents $iDo1$ is zero before $Do1$ is turned off. Zero current switching of $Do1$ is achieved without any diode reverse recovery problem at the end of *Mode 2*.




Fig.3(b): Mode -II

Mode 3 [t2, t3]: At $t = t2$, $S1$ and $S4$ are turned off. The primary current ip charges $CS1$ and $CS4$, discharges $CS2$ and $CS3$. The voltage $VS1$ across $S1$ increases from zero to the voltage Vc and The voltage $VS4$ across $S4$ increases from zero to Vc . Since the capacitor CS ($= CS1 = CS4$) is very small, the time interval during this mode is considered negligible compared to Ts .




Fig.3(c): Mode -III

Mode 4 [t3, t4]: At $t = t3$, the auxiliary switches $S2$ and $S3$ are turned on with zero voltage. Thus, switching loss is reduced. Since $V_{Lm} = -V_c$, the magnetizing inductor current iLm decreases linearly as

$$iLm(t) = iLm(t3) - \frac{V_c}{Lm} * (t - t3) \quad (6)$$




Fig.3(d): Mode -IV

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

When $-nV_c$ is applied to the secondary winding of N_s , the output diode D_{o2} is turned on. The series-resonant circuit consisting of L_{lk} and C_r is formed, respectively. Through the output diode D_{o2} , the energy is transferred to the resonant capacitor C_r . By referring the output diode current $i_{D_{o2}}$ to the primary side, the primary current i_p is expressed as

$$i_p(t) = i_p(t_3) - \frac{V_c}{L_m} * (t - t_3) - n i_{D_{o2}}(t) \quad (7)$$

where the output diode current $i_{D_{o2}}$ is given by

$$i_{D_{o2}}(t) = \frac{nV_c + V_r}{Z_r} \sin \omega r (t - t_0) \quad (8)$$

Mode 5 [t_4, t_5]: At $t = t_4$, the half-resonant period of the output diode currents $i_{D_{o2}}$ is finished. The output diode current $i_{D_{o2}}$ is zero before D_{o2} is turned off. Zero-current switching of D_{o2} is achieved without any diode reverse recovery problem at the end of **Mode 5**




Fig.3(e): Mode -V

Mode 6 [t_5, t_6]: At $t = t_5$, S_2 and S_3 are turned off. The primary current i_p charges C_{S2} and C_{S3} , discharges C_{S1} and C_{S4} . The voltage V_{S2} across S_1 increases from zero to the voltage V_c and the voltage V_{S3} across S_3 increases from zero to V_i . Since the capacitor $C_S (= C_{S2} = C_{S3})$ is very small, the time interval during this mode is considered negligible compared to T_s . The next switching cycle begins when S_1 is turned on again. By imposing the voltage-second rule on the magnetizing inductor L_m , the capacitor voltages V_c , and V_r can be expressed as




Fig.3(f): Mode -VI

$$V_c = \frac{D}{1-D} V_i \quad (9)$$

$$V_r = \frac{n^2 2L_m - L_m}{nL_m} \frac{D}{1-D} V_i \quad (10)$$

where D is the duty cycle of the main switches S_1 and S_4 . For $L_{lk} \ll L_m$, (9) can be rewritten as for voltage-second rule on the secondary winding, the following equations can be obtained.

$$V_r = \frac{D}{1-D} n V_i \quad (11)$$

$$(V_o - V_r) D T_s = n V_c - (1-D) T_s \quad (12)$$

From 9, 10, 11, 12 we have

$$V_o = \frac{n}{1-D} V_i \quad (13)$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

The maximum voltage stress of $S1$ and $S3$ is confined to the input voltage V_i . The voltage stress of $S2$ and $S4$ is confined to the clamping capacitor voltage V_c . Fig. 4 shows the relation between the clamping capacitor voltage V_c and the duty ratio D . The dual active-clamping circuit is used in the proposed converter. The clamping capacitor voltage in case of the dual active-clamping circuit is always lower than the clamping capacitor voltage in case of the conventional active-clamping circuit. It means that the switch voltage stress of the proposed converter is always lower than the switch voltage stress of the previous converter [4] using the conventional active-clamping circuit. Especially, when the duty ratio is below 0.5, the clamping capacitor voltage can be lower than the input voltage V_i . It is critically beneficial in low-voltage PV applications where more than 50 % of the power losses are lost as switching power losses. The output diode currents i_{D01} and i_{D02} should be zero.

III. SIMULATION RESULTS

Fig. 4 shows the Simulink model of the proposed converter and Fig. 5, 6 shows the primary current i_p and output voltage of DC-DC converter, Fig. 5 shows the simulation waveforms at 50 V input voltage. As shown in Figs. 5, $VS1$ and $VS3$ are clamped at the input voltage. Fig. 6 shows the primary current i_p , clamping capacitor voltage V_c , and switch voltages $VS2$ and $VS4$ for 200 W output power. Fig. 6 shows the simulation waveforms at 50 V input voltage. The clamping capacitor voltage V_c is 48 V. $VS2$ and $VS4$ are clamped at 48 V. Fig. 8 shows the measured power efficiencies of the converters at 50 V input voltage for different output load conditions. The proposed converter achieves the efficiency of 97.5 % for 200 W output power. The previous active-clamped converter achieves the efficiency of 97.2 % for 200 W output power. The efficiency of 0.3% is improved by the proposed converter at 50 V input voltage for 200 W output power. The previous half bridge converter achieves the efficiency of 97.0 % for 200 W output power. The proposed converter achieves the highest efficiency for the rated output power. Switching power losses are reduced by decreasing the voltage stress of power switches in the proposed converter. The power efficiency is increased by reducing switching power losses.




Fig.4: Simulink model of proposed converter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013




Fig.5: Control loop Output Voltage of step up DC – DC Converter

Fig. 7 shows the simulation waveforms for 200 W output power. The diode currentflows in a resonant manner by the series resonance between the leakage inductor and the resonant capacitor. The diode current is zero before the output diode isturned off. Zero-current switching of each output diode isachieved at its turn-off instance.




Fig. 6:Input current wave form of the DC-DC Converter




Fig. 7:Diode Current ID01

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013




Fig. 8: Voltage Across Switch VS1

Fig. 8 shows the output diode voltages V_{Do1} and V_{Do2} and output diode currents i_{Do1} and i_{Do2} for different output load conditions. The switching powerloss caused by the diode reverse recovery current can be removed by zero-current turn-off of the output diode.




Fig. 9: Voltage Across Switch VS1




Fig. 10: Wave form of voltage across diode

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013




Fig. 11: Inverter output voltages before using filter configuration

Fig. 11 shows the output voltage of inverter and output voltage without filter for different output load conditions. The switching power loss caused by the switching of three phase inverter causes the output voltage to be stepped waveform.




Fig. 12: Inverter output voltages after using filter configuration

Fig. 12 shows the output voltage of inverter and output voltage with filter for different output load conditions. The switching power loss caused by the switching of three phase inverter causes the output voltage to be stepped waveform without filter and filtering causes the output voltage to be pure sinusoidal which is directly fed to the grid.

IV. CONCLUSION

This paper presents a high efficiency step-up DC-DC converter for low-DC renewable energy sources. The operation of the proposed converter has been described. The simulation results have been presented at input voltage $V_i = 50$ V. The proposed converter reduces the switching power losses, increasing power efficiency. By using series resonant circuit, the proposed converter achieves ZCS turn-off to remove the reverse-recovery problem on output diodes. Simulation results have shown that the proposed converter achieves a high efficiency of 97.5%. By feeding DC output voltage of converter to three phase grid tie inverter gives pure sinusoidal voltage with 50Hz frequency and suitable output AC voltage.

REFERENCES

- [1] Z Liang, R. Guo, J. Li, and A. Q. Huang, "A high efficiency PV module-integrated DC/DC converter for PV energy harvest in FREEDM systems," *IEEE Transactions on Power Electronics*, vol. 26, no. 3, pp. 897-909, Mar. 2011.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 11, November 2013

- [2] S. M. Chen, T. J. Liang, L. S. Yang, and J. F. Chen “A cascaded high step-up dc-dc converter with single-switch for micro-source applications,” *IEEE Transactions on Power Electronics*, vol. 26, no. 4, pp. 1146-1153, Apr. 2011.
- [3] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, “A novel high step-up dc-dc converter for a microgrid system” *IEEE Transactions on Power Electronics*, vol. 26, no. 4, pp. 1127-1136, Apr. 2011.
- [4] W. Y. Choi, J. S. Yoo, and J. Y. Choi “High-efficiency dc - dc converter with high step-up gain for low PV voltage sources” in *IEEE Power Electronics and ECCE Asia*, 2011, pp. 1161-1163.
- [5] G. Spiazzi, P. Mattavelli, and A. Costabeber, “Analysis of a high step-up ratio flyback converter with active clamp and voltage multiplier” in *IEEE Energy Conversion Congress and Exposition*, 2010, pp. 535-541.
- [6] J. J. Lee, J. M. Kwon, E. H. Kim, and B. H. Kwon, “Dual series-resonant active-clamp converter,” *IEEE Transactions on Industrial Electronics*, vol. 55, no. 2, pp.699-710, Feb.2008.

BIOGRAPHY



V.N.Lakshmi received B.Tech (Electrical and Electronics Engineering) degree from Vignan's LARA Institute of Technology & Science, Vadlamudi affiliated to JNTU Kakinada. She is pursuing M.Tech (Power Electronics), in Chirala engineering college affiliated to JNTU Kakinada. Her area of research is in Power Electronics.



Kambe Balaji Rao received B.Tech (Electrical and Electronics Engineering) degree from Jawaharlal Nehru Technological University, Kakinada. Completed his M.Tech (high Voltage), in JNTU Kakinada University. He is pursuing Ph.D (Energy Systems), in JNTU Kakinada. His area of research is in Energy Systems.