



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Wideband Variable Gain Amplifier in 0.13 μ m CMOS Technology

Nandisha. Y

PG student [DCE], Dept. of TCE, Siddaganga Institute of Technology, Tumkur, Karnataka, India

ABSTRACT: Synthetic Aperture Radar (SAR) is a well known technique for imaging the earth's surface. This paper presents a wideband variable gain amplifier (VGA) which can be used in the direct conversion receiver (DCR) for SAR. This paper first introduces how to extract the important parameters i.e. gain, bandwidth and power consumption of the VGA from the overall receiver requirements. VGA has designed for 2.4GHz Bandwidth and simulations are done using 0.13 μ m technology level-54 model files on HSPICE Simulator. The proposed VGA circuit has a variable gain of (4.43 – 15.14) dB and -3dB frequency falls at 2.398GHz. The power consumption is only 1.803mW and the supply voltage is about 1.8v.

KEYWORDS: CMOS, Wideband, variable gain amplifier, low power consumption, differential amplifier.

I. INTRODUCTION

Synthetic Aperture Radar (SAR) is a well known technique for imaging the earth's surface. Some of its most important applications include disaster management, land and sea traffic observation, wide area surveillance, and environmental monitoring. SAR systems use radar signals and complex electronics to provide broad-area imaging capability. The most attractive feature of SAR systems is their ability to provide day-and-night imagery of earth, independent of weather conditions [1]. In order to overcome the limitation of imaging wide swath, with simultaneously high resolution, SAR systems employ receiving antenna with multiple sub-apertures, each sub aperture with its own independent receiver [2]. Each of the N sub apertures on the receive antenna has its own receiver. The digitized signals from each of these receivers can then be stored and digitally processed a posteriori to form a high resolution image of a large area. In such a system it would be beneficial to realize each of the independent receivers with highly integrated CMOS circuits that have small silicon footprint and overall low power consumption. The direct conversion receiver (DCR) which down converts the RF signal directly to its base band. DCR has the advantage that it requires no off-chip image reject filters. Moreover, it only requires low-pass filters and amplifiers that are amenable to monolithic integration. In this journal, the design of a wideband variable gain amplifier (VGA) is described which is to be used in the DCR for SAR systems. Therefore small silicon area and low power consumption are the basic goals for the design.

II. LITERATURE SURVEY

Filip Tavernier and Michiel Steyaert, proposed "A low power limiting amplifier with area efficient offset compensation in 90nm CMOS". The large time constant needed in the offset compensation feedback loop is boosted by an inverting amplifier to reduce the chip area [3]. On top of this, to reduce the chip area even more, negative capacitors are applied to increase the bandwidth instead of making use of the inductive peaking technique. The proposed circuit has a small-signal gain of 35dB and a bandwidth of 4.15GHz. The power consumption is having only 14.7mW.

Ville Saari, Mikko Kallio, Saska Lindfors, Jussi Rynänen and Kari A. Halonen, proposed "A 240-MHz Low-Pass Filter With Variable Gain in 65-nm CMOS for a UWB Radio Receiver" An integrated fifth-order continuous-time low-pass filter for a WiMedia ultrawideband radio receiver is described in this paper [6]. The passband edge frequency of the implemented filter is 240 MHz in order to receive multiband-orthogonal-frequency-division-multiplexing signals using the direct-conversion topology. The voltage gain of the filter can be controlled from 9 to 43 dB in the 1-dB gain steps. The circuit uses a 1.2V supply.

YuanjinZheng, Jiangnan Yan, and Yong Ping Xu, proposed “A CMOS VGA With DC Offset Cancellation for Direct-Conversion Receivers” A CMOS dB-linear variable gain amplifier (VGA) with a novel I/Q tuning loop for dc-offset cancellation is presented. The CMOS dB-linear VGA provides a variable gain of 60 dB while maintaining its 3-dB bandwidth greater than 2.5MHz. A novel exponential circuit is proposed to obtain the dB-linear gain control characteristics. Nonideal effects on dB linearity are analyzed and the methods for improvement are suggested. A varying-bandwidth LPF is employed to achieve fast settling. The chip is fabricated in a 0.35μm CMOS technology.

Quoc-Hoang Duong, Chang-Wan Kim, and Sang-Gug Lee, proposed “A 95-dB Linear Low-Power Variable Gain Amplifier” this paper [8], designs the variable gain amplifier in 180nm CMOS technology uses the supply voltage of 1.8v and the variable gain of (47.5 - 95)dB. The -3dB frequency of 32MHz and having the power consumption is only 6.7mW.

III. VARIABLE GAIN AMPLIFIER (VGA)

A. STAGE-1 VGA:

The first stage of the VGA should be a high-gain, low-noise stage. Moreover the -3 dB bandwidth of this stage has to be much higher than the overall bandwidth of the VGA. Based on these requirements, a active loaded source-coupled differential pair was chosen. The schematic of the circuit is shown in Fig.1 M_{1a} and M_{1b} form the source-coupled pair with active loads M_{2a} and M_{2b} . The I_1 acts as a tail current source. Resistor R_{g1} represents the resistance of the driving source. That the Miller effect increases the input capacitance and the pole formed by R_{g1} and the total input capacitance of the stage limit the -3 dB bandwidth of the amplifier. In order to suppress the Miller-effect and increase the bandwidth of the stage, negative Miller capacitors (C_{c1a} and C_{c1b}) have been used. These capacitors were chosen to push the input pole to higher frequency. C_{L1} represents the capacitive loading at the output V_{OUT1} . It includes the intrinsic capacitance of the transistor M_{1b} , the wiring capacitance and the input capacitance of the next stage.




Fig.1 Schematic of VGA Stage-1

Due to the balanced structure of stage-1 VGA, only the half-circuit analysis can be used in the equivalent small-signal model. Since negative miller capacitors (C_{c1a} and C_{c1b}) cancel out the gate-drain capacitance C_{gd} of the transistor M_{1a} and M_{1b} , they have been ignored in the equivalent small-signal circuit. The small-signal voltage v_{out1} can be expressed as $v_{out1}(s) = -g_{m1a}v_{gs1}(s)(r_{o1a} \parallel r_{o2a} \parallel \frac{1}{sC_{L1}})$,



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Where r_{01a} and r_{02a} are the output resistance of the transistors M_{1a} and M_{2a} . v_{out1} can be written as

$$v_{out1}(s) = -g_{m1a}v_{gs1}(s)\left((r_{01a}\parallel r_{02a})\parallel \frac{1}{sC_{L1}}\right),$$

$$v_{out1}(s) = -g_{m1a}v_{gs1}(s)\left[\frac{(r_{01a}\parallel r_{02a})}{1+s(r_{01a}\parallel r_{02a})C_{L1}}\right], \quad (1)$$

The DC voltage gain of stage-1 A_{v1} is given as

$$A_{v1} = -g_{m1a}(r_{01a}\parallel r_{02a}) \quad (2)$$

From eq.4.1.1 the poles $P1$ and $P2$ are obtained as

$$P1 = \frac{1}{(r_{01a}\parallel r_{02a})C_{L1}}, \text{ and} \quad (3)$$

$$P2 = \frac{1}{R_{g1}C_{gs1a}}. \quad (4)$$

Notice that typically P_1 forms the dominant pole because $C_{L1} > C_{gs1a}$. Also for high gain r_{02a} should be increased but for high bandwidth r_{02a} should be decreased. Thus there is an optimum value of r_{02a} that will satisfy both the gain and bandwidth requirements and in the VGA design, Simulations (using HSPICE) was used to determine it.

B. STAGE-2 & 3 VGA:

It has already been shown that using two stages in the variable gain section of the amplifier gives the best gain-bandwidth product. For this purpose, a capacitive degenerated source-coupled differential pair is used in these stages. The schematic of the circuit is shown in Fig.2. M_{3a} and M_{3b} form the source-coupled pair with active loads M_{4a} and M_{4b} . R_S and C_S are the degeneration resistor and capacitor. The source I_2 and I_3 acts as tail current sources. Since stage-2 will be DC coupled with stage-1. Resistor R_{g2} represents the resistance of the driving source (in the full integrated VGA it will be the output resistance of the stage-1). Just like stage-1, Negative Miller capacitors (C_{c2a} and C_{c2b}) are used to suppress the Miller-Capacitance. C_{L2} is the capacitive loading at the output V_{OUT2} . It includes the intrinsic capacitance of the transistor M_{2b} , the wiring capacitance and the input capacitance of the next stage. The transfer function of the Stage-2&3 VGA is given by




Fig.2

Schematic of VGA Stage-2 & Stage-3

$$\frac{v_{out2}(s)}{v_{in2}(s)} = \left[\frac{-g_{m3a}(r_{o3a} \parallel r_{o4a})}{s(r_{o3a} \parallel r_{o4a})C_{L2} + 1} \right] \left[\frac{sR_s C_s + 1}{s^2 R_s C_s R_{g2} C_{gs2a} + s(R_s C_s + R_{g2} C_{gs2a} + 0.5 R_s C_{gs2a}) + (1 + 0.5 R_s g_{m3a})} \right] \quad (5)$$

From the Equation.5 the voltage gain of Stage-2&3 VGA , poles and zeros can be calculated as below

$$A_{v2} = -\frac{g_{m3a}(r_{o3a} \parallel r_{o4a})}{1 + 0.5 R_s g_{m3a}}, \quad (6) z_1 = \frac{1}{R_s C_s} \quad (7)$$

$$P_1 = \frac{1}{(r_{o3a} \parallel r_{o4a})C_{L2}} \quad (8)$$

$$P_2 = \frac{1 + 0.5 R_s g_{m3a}}{R_s C_s + R_{g2} C_{gs2a} + 0.5 R_s C_{gs2a}} \quad (9)$$

$$P_3 = \left[\frac{1}{R_s C_s} + \frac{1}{R_{g2} C_{gs2a}} + \frac{1}{2 R_{g2} C_s} \right]. \quad (10)$$

IV. SIMULATION RESULTS

A. STAGE-1 VGA:

The stage-1 VGA has designed for the 2.344 GHz having the design specifications i.e. considering the $I_D = 1mA$ so that the all the MOSFETS operate in 500uA current. The size of the NMOS is $\left(\frac{W}{L}\right)_n = \frac{3495}{130} nm$ and the size of the PMOS is $\left(\frac{W}{L}\right)_p = \frac{4190}{130} nm$. The Negative Miller Capacitors (C_{c1a} and C_{c1b}) are chosen to be 0.01pF in order to reduce the Miller Effect so that we can achieve wider bandwidth that can be used at Synthetic Aperture Radar (SAR) in Direct Conversion Receiver (DCR) for imaging the earth's surface. The common mode resistors (R_{CM1} and R_{CM2}) are chosen 1MΩ each for the proper gain correction. Fig.3 shows the gain of stage-1 versus the frequency. Note that the low-frequency gain is about 15.38 dB. And because of $C_{L1} = 0.017pF$ the -3 dB bandwidth achieved more than

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

2.344GHz hence $P1$ becomes the dominant pole since $C_{L1} > C_{gs1a}$. And power consumed in the circuit is 1.803mW. The Table.1 gives the performance comparison of present work with reference papers.




Fig.3 Gain (dB) of stage-1 of VGA versus frequency (Hz).

| Parameters | [3] | [6] | [7] | [8] | This work |
|-------------------|----------|----------|----------|----------------|------------------|
| CMOS Technology | 90nm | 65nm | 135nm | 180nm | 130nm |
| Supply Voltage | 1v | 1.2v | 1.2v | 1.8v | 1.8v |
| Gain(dB) | 35dB | (9-43)dB | (0-60)dB | (47.5 - 95) dB | 15.38 dB |
| Bandwidth | 4.15 GHz | 275MHz | 2.87 MHz | 32 MHz | 2.344 GHz |
| Power consumption | 14.7mW | 36mW | 4mW | 6.5 mW | 1.803mW |

Table .1 VGA stage-1 comparison with reference papers.

From the Table.1 we can conclude that designing of Stage-1VGA in 130nm CMOS Technology is better and good in terms of -3dB frequency is 2.344GHz and power consumption is only 1.803mW. The supply voltage required is 1.8v.

B. VGA STAGE-2&3:

The stage-2 & 3 VGA has designed for the 2.4 GHz having the design specifications i.e. considering the $I_2 = 1mA$ and $I_3 = 1mA$. The negative miller capacitors (C_{c2a} and C_{c2b}) are chosen to be 0.01pF in order to reduce the Miller Effect. The common mode resistors (R_{CM3} and R_{CM4}) are chosen $1M\Omega$ each for the proper gain correction. Fig.5.2.1 shows the gain of stage-2 & 3 versus the frequency. Note that the variable gain is about (4.43 - 15.14) dB. The -3 dB bandwidth of stage-2&3 is around 2.398GHz and the power consumed in the circuit is 1.832mW. The Table.2 gives the performance comparison of present work with reference papers.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014




Fig.4 Gain (dB) of stage-2&3 VGA versus frequency (Hz).

| Parameters | [3] | [6] | [7] | [8] | This work |
|-------------------|----------|----------|----------|----------------|-------------------------|
| CMOS Technology | 90nm | 65nm | 135nm | 180nm | 130nm |
| Supply Voltage | 1v | 1.2v | 1.2v | 1.8v | 1.8v |
| Gain(dB) | 35dB | (9-43)dB | (0-60)dB | (47.5 - 95) dB | (4.43 – 15.14)dB |
| Bandwidth | 4.15 GHz | 275MHz | 2.87 MHz | 32 MHz | 2.398 GHz |
| Power consumption | 14.7mW | 36mW | 4mW | 6.5 mW | 1.832mW |

Table.2VGA stage-2&3 comparison with reference papers

From the Table.2, we can prove that the gain can be variable of (4.43 – 15.14)dB this can be achieved due to the different values of R_s . The main focus of using R_s in the design is to make variable the gain. The maximum bandwidth that we achieved is 2.398 GHz and the power consumed is only 1.832mW.

V. CONCLUSION

This paper first explained the idea behind Synthetic Aperture Radar (SAR) since the VGA was to be used within such a system. Additional details about the receiver architecture for SAR were also provided. In the section-2&3, the basic requirements such as Common-Source Amplifier and Differential Amplifier were needed to design VGA. Because of using Differential Amplifier with active load the Wider Bandwidth can be achieved as for the receiver design requirements. In the section-4.1 Stage-1 VGA has designed for 2.344 GHz bandwidth, 15.38dB of gain



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

and power consumption was 1.803mW all these were presented which were extracted from the system requirements for the receiver. The section-4.2 presents variable gain of (4.43 – 15.14) dB, Bandwidth was 2.398 GHz and the power dissipation was 1.832mW. All these simulations were done using 0.13um technology level-54 model files on HSPICE Simulator.

VI. ACKNOWLEDGEMENT

Author would like to thank Dr. K C NarasimhaMurthy, Professor & Head, Dept. of TCE, Siddaganga Institute of Technology, Tumkur, for his support and suggestions in completing this journal paper.

REFERENCES

- [1] ESA – Living Planet Programme – GMES – Synthetic Aperture Radar Missions. [Online]. Available http://www.esa.int/esaLP/SEMZGU4KXMF_LPgmes_0.html
- [2] N. Gebert, G. Krieger, and A. Moreira, “Digital Beamforming on Receive: Techniques and Optimization strategies for High-Resolution Wide-Swath SAR imaging,” *Aerospace and Electronic Systems, IEEE Transactions on*, vol. 45, no. 2, pp. 564–592, April 2009
- [3] F. Tavernier and M. Steyaert, “A low power, area efficient limiting amplifier in 90nm CMOS,” in *ESSCIRC, 2009. ESSCIRC’09. Proceeding of, 2009*, pp.128-131.
- [4] B. Razavi, “Design consideration for direct-conversion receivers,” *circuits and systems II: Analog and Digital signal Processing, IEEE Transactions on*, vol.44, no.6, pp.428-435, June 1997.
- [5] B. Razavi, “A 2.4 GHz CMOS receiver for IEEE 802.11 wireless LANs,” *Solid-State Circuits, IEEE Journal of*, vol.34, no.10, pp.1382-1385, Oct.1999.
- [6] V. Saari, M. Kallio, S. Lindfors, J. Rynanen, and K. Halonen, “A 240 MHz Low pass filter with Variable gain in 65nm CMOS for UWB radio Receiver,” *Circuits and Systems I: IEEE Transactions on*, vol. 56, no.7, pp.1488-1499, 2009.
- [7] Y. Zheng, J. Yan, and Y. P. Xu, “A CMOS VGA With DC Offset Cancellation for Direct-Conversion Receivers,” *Circuits and Systems I: IEEE Transactions on*, vol. 56, no. 1, pp. 103–113, 2009.
- [8] Quoc-Hoang Duong, Chang-Wan Kim, and Sang-Gug Lee, “A 95-dB Linear Low-Power Variable Gain Amplifier” *IEEE Transactions On Circuits And Systems—I: Vol. 53, No. 8, August 2006*
- [9] S. Otaka, G. Takemura, and H. Tanimoto, “A low-power low-noise accurate linear-in-dB variable-gain amplifier with 500-MHz bandwidth,” *Solid-State Circuits, IEEE Journal of*, vol. 35, no. 12, pp. 1942–1948, Dec. 2000.
- [10] Y. Zheng, J. Yan, and Y. P. Xu, “A CMOS VGA With DC Offset Cancellation for Direct-Conversion Receivers,” *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 56, no. 1, pp. 103–113, 2009.
- [11] H. Elwan, A. Tekin, and K. Pedrotti, “A Differential-Ramp Based 65 dB-Linear VGA Technique in 65 nm CMOS,” *Solid-State Circuits, IEEE Journal of*, vol. 44, no. 9, pp. 2503–2514, 2009.

BIOGRAPHY



Nandisha.Y Received the B.E Degree in Electronics and Communication Engineering (ECE) in 2012 at K.S.Institute of Technology, Bangalore, from the university of visvesvaraya technological university (VTU), Belgaum, Karnataka, India. He is pursuing his Master degree (M.Tech) in Digital Communication Engineering in 2014 at Siddaganga Institute of Technology, Tumkur, Autonomous under the university of visvesvaraya technological university (VTU), Belgaum, Karnataka, India. His interesting subjects are CMOS VLSI by fucknel, fundamentals of microelectronics by Behzad Razavi and Microelectronic circuits by sedra smith.