



International Journal of Innovative Research in Science, Engineering and Technology

Volume 3, Special Issue 3, March 2014

2014 International Conference on Innovations in Engineering and Technology (ICIET'14) On 21<sup>st</sup> & 22<sup>nd</sup> March Organized by

K.L.N. College of Engineering, Madurai, Tamil Nadu, India

# A Comparative Study Of Ballistic SOI DG NMOS For .8nm Gate-Length With Mixed Gate-Oxide Over Single Gate-Oxide By DC And RF Analysis

Mukesh Kumar Suman, Sandeep Kumar, Brinda Bhowmick

Department of Electronics and Communication Engineering, National Institute of Technology, Silchar, Assam, India Department of Electronics and Communication Engineering, National Institute of Technology, Silchar, Assam, India Department of Electronics and Communication Engineering, National Institute of Technology, Silchar, Assam, India

ABSTRACT— Over the last decade Multi Gate SOI MOSFET devices have seen a lot of potential improvements. As per the ITRS predictions, the 10nm node technology must be adopted in these devices within the year 2021 for satisfying the increasing needs of high performance logic, low operating power as well as standby power. In this paper, we report 3 different arrangements of Gate oxide for ultrathin SOI MOSFET along with their influence on electrical as well as capacitive behavior in low frequency range. Furthermore, we also analyzed the RF behavior of this device under consideration by successful variation in the scattering parameters. For, this purpose two-dimensional selfconsistent Schrodinger-Poisson solver with Neumann boundary condition is used to capture the quantum mechanical nature of carrier transport along with a nonequilibrium Green's function (NEGF) approach. We also investigated the effect of different gate oxide arrangements on  $f_T$ ,  $f_{max}$ , current gain, maximum available gain, maximum stable gain, stern stability factor.

**KEYWORDS**—  $f_T$ ,  $f_{max}$ , Green's function, Schrodinger-Poisson solver, Silicon-on-Insulator(SOI) Double-Gate(DG) MOSFET, RF, S-Parameter, Technology Computer-Aided Design (TCAD).

# I. INTRODUCTION

Over the past 40 years, the growth of the semiconductor industry has been governed by the continuous performance improvement of MOSFETs via aggressive device scaling. It has been widely acknowledged that the scaling capability of the silicon-on-insulator (SOI)-based classical or non-classical MOS technology is more superior to that of the conventional bulk technology which led to the introduction of several SOI structures such as the partially depleted SOI (PDSOI [1]–[3]) fully depleted SOI (FDSOI [4]–[6]), double-gate SOI (DGSOI [7], [8]), multiple-gate MOSFETs (MuGFET or FinFET [9]–[13]) etc.

In this paper, we tried to perform quantum level simulation using Technology Computer aided design (TCAD). In an attempt to accomplish a 17% annual reduction of the high-performance transistor's intrinsic switching delay (CV/I), the International Technology Roadmap of Semiconductors (ITRS) [14] imposes aggressive scaling trends for the gate length and equivalent gate oxide thickness (EOT). The need to limit the tunneling gate leakage current is pushing us towards the introduction of new gate dielectrics with high relative permittivity (high-k) [15], allowing thicker physical thickness for given EOT. The introduction of high-k dielectrics turned out to be a quite difficult task as they introduce parasitic effects that degrade the transistor's performance because large physical thickness leads to enhanced fringing fields that degrade short-channel effects [16] and high permittivity materials introduce additional polar phonons thus degrading the effective mobility in the channel through remote polar-phonon scattering [17].

In this paper, we investigate the DC characteristic of Double-Gate MOSFET with different materials as gate oxide viz. SiO<sub>2</sub>, Sapphire and a mix combination of SiO<sub>2</sub> and Sapphire. As reported by Pedram Razavi *et al.* [18] that mixed oxide improve the SCE (Short Channel Effect). Moreover, the RF behavior of the Double-Gate MOSFET has been analyzed thoroughly through extraction of the high frequency (HF) parameters of the ultrathin Double-Gate MOSFET with Gate length of 9.8nm. We also portray capacitive behavior of this device at low frequency using a non-equilibrium Green's function (NEGF) method.

The device structure is presented in Section II, followed by results along with related discussions in Section III which include DC and High frequency RF characteristics of this device .Finally, a conclusion is drawn in Section IV.

#### **II. DEVICE STRUCTURE**

The device under consideration consist a 5nm thick  $SiO_2$  layer above which another  $SiO_2$  layer having thickness 3nm is present. It is then followed by a 4nm undoped Si film, above which another 3nm  $SiO_2$  layer and a 5nm  $SiO_2$  passivation layer is grown. The schematic of device under consideration is portrayed in Fig.1a. A 2nm separation between Drain-Gate and Source-Drain is kept intentionally to avoid unwanted tunneling of electrons to Gate from drain and source sides.



First of all we used  $SiO_2$  as Gate-oxide having thickness 0.59nm. Then we replace  $SiO_2$  with Sapphire with EOT 0.59nm. At the Last, we use a combination of  $SiO_2$  and Sapphire in the form of Gate oxide. The schematic view of device structure of mix combination of  $SiO_2$  and Sapphire (k=12) as gate-Oxide shown in Fig. 1b.



Fig. 1b Schematic view of the SOI DG nMOS for  $L_g$ =9.8nm with mix combination of SiO<sub>2</sub> and Sapphire as a Gate-Oxide

## **III. EXPERIMENTAL RESULTS AND DISCUSSION**

# A. DC Characteristics

In Fig.2 we extracted the threshold voltage for  $SiO_2$  (EOT=0.59nm), Sapphire (EOT=0.59nm) and combination of  $SiO_2$  and Sapphire which is followed by capacitive analysis for the three mentioned combinations in Fig. 3.

According to ITRS for Gate length 9.8nm EOT is 0.59nm. When we used SiO<sub>2</sub> as Gate-Oxide the device shows a very high Gate leakage of 0.48mA/µm but when we replaced SiO<sub>2</sub> with Sapphire then leakage current improved to 13nA/µm. From, Fig. 3 it can be also seen that the total Gate capacitance increased from  $0.925 \times 10^{-15}$  F/µm in former case to  $1.3 \times 10^{-15}$  F/µm in later case resulting in a 40% increment in strong inversion. When we tried a proper combination of SiO<sub>2</sub> with Sapphire so that in strong inversion the total Gate capacitance approach the capacitance due to SiO<sub>2</sub> with EOT 0.59nm. Hence Gate leakage current as well as total Gate capacitance both showed improvement.



Fig. 2  $I_d$  – Vgs curve at  $V_{ds}$ =0.1V, and  $L_g$ =9.8nm for 0.59nm SiO<sub>2</sub>, 1.82nm Sapphire(EOT=0.56nm) and SiO<sub>2</sub>(0.59nm)-Sapphire(2nm)

Here we used SiO<sub>2</sub> with thickness 0.59nm and another layer of Sapphire with thickness slightly greater than the EOT of SiO<sub>2</sub>. For this arrangement, we registered Gateleakage current of  $0.5nA/\mu m$  and total Gate capacitance also of  $0.5F/\mu m$  in strong inversion as shown in Fig. 3. Hence, Gate-leakage current improved by 96.15% with respect to single dielectric Sapphire. Also improved threshold voltage as shown in Fig. 2.



Fig. 3 Total Gate capacitance at  $L_g$ =9.8nm for 0.59nm SiO<sub>2</sub>, 1.82nm Sapphire(EOT=0.59nm) and SiO<sub>2</sub>(0.59nm)-Sapphire(2nm)

For this combination of Gate oxide we also achieved low transverse and longitudinal electric fields as can be seen in Fig. 4 and Fig. 5 leading to low surface scattering and DIBL which led to improvement of mobility.





We also registered improvement in conduction band and valence band profile as depicted in Fig. 6 resulting in an easy passage for electrons can easily flow from Source

to Drain.



Fig. 6 Energy Band at  $V_{gs}\!\!=\!\!0.7V$  and  $V_{ds}\!\!=\!\!1V,$  for  $L_g\!\!=\!\!9.8nm$ 

Intrinsic time delay for NMOS [14] devices, given by

$$\tau = (C_{g.total} \times V_{dd}) / I_{d.sat}$$

(1)

Where  $C_{g \text{ total}}$ ,  $V_{dd}$ , and  $I_{d,sat}$  are the total Gate capacitance per micron device width in inversion (this is the sum of  $C_{g,ideal}$  and the Gate fringing capacitance), nominal power supply voltage, and saturation drive current (i.e. NMOSFET Drain current per micron device width). For the above three arrangements extracted intrinsic time delay is 0.255ps (SiO<sub>2</sub>), 0 .336ps (Sapphire) and 0.331ps (SiO<sub>2</sub>& Sapphire) respectively.

The delay produced by  $SiO_2$  is less but it can't be used for mass production because of high Gate leakage. Hence, it is better to use mixed Gate-Oxide keeping intrinsic time delay point in mind.

The dynamic power of NMOS [14] devices, given by

$$P_{dynamic} = CV^2 = C_{g.total} \times V_{dd}^2$$
<sup>(2)</sup>

Where  $C_{g \text{ total}}$  and  $V_{dd}$  are the total Gate capacitance per micron device width in inversion (this is the sum of  $C_{g,ideal}$ and the Gate fringing capacitance) and nominal power supply voltage. The extracted dynamic power for three arrangements is 0.42875fJ/µm (SiO<sub>2</sub>), 0.588fJ/µm (Sapphire), and 0.441fJ/µm 331ps (SiO<sub>2</sub>& Sapphire) respectively. Hence, from dynamic power points of view also it is better to used mixed combination of Gate dielectric.

Both the calculations of intrinsic time delay and dynamic power were carried at  $V_{dd}$  equal to 0.7V.

One more and important advantage to used mixed Gate-Oxide is that we can achieve smooth interface between Si and  $SiO_2$  rather than the high-k dielectric materials.

### B. RF Characterization

In this section, we focus on the RF performances of device. For RF measurement, S-parameter characterisations were performed up to 100THz. The two important RF parameters i.e. cut-off frequency  $f_T$  and the maximum frequency of oscillation  $f_{\text{max}}$  are two important were carefully analyzed for finding the high frequency performance potential of the device.

The cutoff frequency fr [19] is the frequency when the current gain is unity, whereas  $f_{\text{max}}$  is the frequency when the power gain/MAG/MSG is unity. The approximate values of  $f_{\tau}$  and  $f_{\text{max}}$  are shown in the following equations:

$$f_T = \frac{g_m}{2\pi (C_{gs} + C_{gd})}$$
$$= \frac{g_m}{2\pi C_{gg}}$$
(3)

$$f_{\max} = \frac{g_m}{2\pi C_{gs} \sqrt{4(R_s + R_i + R_g)(g_{ds} + g_m \frac{C_{gd}}{C_{gs}})}}$$
(4)

Where  $C_{gs}$  and  $C_{gd}$  are the gate-to-source and gate-todrain capacitances, respectively.  $g_m$  and  $g_{ds}$  are the transconductance and the output conductance, respectively;  $C_{gg}$  is the total gate capacitance; and  $R_g$ ,  $R_s$ , and  $R_i$  are the gate, source, and channel resistances. Thus, it is obvious that both figures-of-merit are greatly influenced by these geometrical parameters.



Fig. 7 The comparison of cut-off frequency  $(f_7)$  for SiO<sub>2</sub>, Sapphire, and mix combination of SiO<sub>2</sub>& Sapphire.Frequency on logarithmic scale

Kai Lu *et al.* [20], reported  $f_T$  and  $f_{\text{max}}$  is 94.6 and 132.8 GHz for PD SOI nMOSFET. Also Kun-Ming Chen *et l* [21] reported  $f_T$  and  $f_{\text{max}}$  of WD device are 5.3 and 18 GHz. From Fig. 7 we extracted the value of  $f_T$  is equal to 3THz for the SiO<sub>2</sub>, and Sapphire and for mix combination of SiO<sub>2</sub> & Sapphire is equal to 2THz. For SiO<sub>2</sub> we achieved slightly greater value then Sapphire and mix combination of SiO<sub>2</sub> & Sapphire.

From Fig. 8 and Fig. 9 we extracted the  $f_{\text{max}}$  also which is almost same for all three arrangement of gate-Oxide and is equal to 40THz.



For an amplifier to have considerable stability  $G_{ms}$  or maximum stable gain is considered to be an important criterion. From, Fig. 9 it can be seen that the device shows a best  $G_{ms}$  of 118 dB for dielectric as SiO2 followed by Sapphire as dielectric alone and lastly by the combination of Sapphire/SiO2.

The variation in scattering parameters for the device under consideration is shown in Fig 10 and 11 respectively.



From the smith chart in Fig. 10 It is that the input reflection coefficient S11 =1 at 1Hz. It represents the maximum reflection of signal at the input port and the device behaves as open circuit. As frequency increases towards 100 THz, the S11 follows the constant R circle with decreasing value of capacitance as shown in the Smith chart, in a clockwise direction and approaches closer to the matching point (i.e. centre of the bigger circle), where no reflections occur due to proper impedance matching. In higher frequency range for S<sub>11</sub> red curve correspond to SiO<sub>2</sub> is more closer towards to the perfect matching point, but it can not be used due to high leakage current. Then followed by the blue curve

correspond to mix combination of oxide and green curve correspond Sapphire. In similar way  $S_{22}$  is also has better for mix combination of oxide.



Fig. 10 Smith chart for S11 and S22 parameter for SiO<sub>2</sub>, Sapphire, and mix combination of SiO<sub>2</sub>& Sapphire

The input impedance of the device is found to be of capacitive in nature because  $S_{11}$  lies in the lower half of the smith chart as evident from Fig. 10 for all the three combinations of Gate dielectrics.



Fig. 11. Magnitude plot for S21 parameter for SiO<sub>2</sub>, Sapphire, and mix combination of SiO<sub>2</sub>& Sapphire

From Fig. 11 forward voltage gain is maximum for mix combination of oxide as well as  $SiO_2$  and minimum for Sapphire (EOT=0.59nm). For mix combination of oxide gives forward voltage gain more than one up to 0.8THz whereas  $SiO_2$  and Sapphire up to 0.5THz.

Reverse voltage gain was found to be very less and is almost the same for all the five combination (Fig. 12).



Fig. 12 Magnitude plot of S12 with respect to frequency for different arrangement of Gate oxide

Finally, from Fig. 13 we can see the variation of Stern stability factor (k) for different combinations of Gate dielectrics for the device under consideration. It shows that for all the different combinations of Gate dielectric the device behaves as an oscillator up to a frequency range of 4 THz (k<1) and then it starts behaving as a RF amplifier with suitable stability (K>1). It can be also be seen from the Fig. 13 that the best RF behavior is shown by Sapphire as Gate dielectric followed by the combination of SiO<sub>2</sub>/Sapphire and finally SiO<sub>2</sub> alone.



Fig. 13 Stern stability factor for SiO<sub>2</sub>, Sapphire, and mix combination of SiO<sub>2</sub>&Sapphire

### **IV. CONCLUSIONS**

We performed rigorous experiments and analyzed that mix combination of Gate-Oxide gives better result than the single Gate-Oxide either high-k material or SiO<sub>2</sub>. We also got very high cut-off frequency as well as frequency of oscillation for such a ultrathin SOI DG MOSFET.

#### REFERENCES

- [1] S. J. Lee, L. Wagner, B. Jagannathan, S. Csutak, J. Pekarik, N. Zamdmer, M. Breitwisch, R. Ramachrandran, and G. Freeman, "Record RF performance of os sub-46 nm L/sub gate/ NEFTs in microprocessor SOI CMOS technology " in *IEDM Tech. Dig.*, Dec. 5-7, 2005,pp.241-244.
- [2] S. J. Lee, J. H. Kim, D. Kim, B. Jagannathan, C. Cho, J. Johnson, B. Dufrene, N. Zamdmer, L. Wagner, R. Williams, D. Fried, R. Ken, J. Pekarik, S. Springer, J.-O. Plouchart, and G. Freeman, "SOI CMOS technology with 360 GHz fT PFET, and record circuit performance for millimeter-wave digital and analog system-on-chip application" in VLSI Symp. Tech. Dig., Jun. 12– 14, 2007, pp. 54–55.
- [3] S. J. Lee, B. Jagannathan, S. Narasimha, A. Chou, N. Zamdmer, J. Johnson, R. Williams, L. Wagner, J. Kim, J.-O. Plouchart, J. Pekarik, S. Springer, and G. Freeman, "Record RF performance of 45-nm SOI CMOS technology," in *IEDM Tech. Dig.*, Dec. 10– 14, 2007, pp. 255–258.
- [4] F. Andrieu, O. Faynot, F. Rochette, J.-C. Barbe, F. Andrieu, O. Faynot, F. Rochette, J. C. Barbe, C. Buj, Y. Bogumilowicz, F. Allain, V. Delaye, D. Lafond, F. Aussenac, S. Feruglio, J. Eymery, T. Akatsu, P. Maury, L. Brevard, L. Tosti, H. Dansas, E. Rouchouze, J.-M. Hartmann, L. Vandroux, M. Casse, F. Boeuf, C. Fenouillet-Beranger, F. Brunier, I. Cayrefourcq, C. Mazure, G. Ghibaudo, and S. Deleonibus, "Impact of mobility boosters (XsSOI CESL, TiN gate) on the performance of <<100 >> or <<100 >> oriented FDSOI cMOSFETs for the 32 nm node," in *VLSI Symp. Tech. Dig.*, Jun. 12–14, 2007, pp. 50–51.
- [5] C. Fenouillet-Beranger, S. Denorme, B. Icard, F. Boeuf, J. Coignus, O. Faynot, L. Brevard, C. Buj, C. Soonekindt, J. Todeschini, J. C. Le-Denmat, N. Loubet, C. Gallon, P. Perreau, S. Manakli, B. Minghetti, L. Pain, V. Arnal, A. Vandooren, D. Aime, L. Tosti, C. Savardi, F. Martin, T. Salvetat, S. Lhostis, C. Laviron, N. Auriac, T. Kormann, G. Chabanne, S. Gaillard, O. Belmont, E. Laffosse, D. Barge, A. Zauner, A. Tarnowka, K. Romanjec, H. Brut, A. Lagha, S. Bonnetier, F. Joly, N. Mayet, A. Cathignol, D. Galpin, D. Pop, R. Delsol, R. Pantel, F. Pionnier, G. Thomas, D. Bensahel, S. Deleombus, T. Skotnicki, and H. Mingam, "Fully-depleted SOI technology using high-κ and single-metal gate for 32 nm node LSTP applications featuring 0.179 μm<sup>2</sup> 6T-SRAM bitcell," in *IEDM Tech. Dig.*, Dec. 10–12, 2007, pp. 267–270.
- [6] T. C. Lim, O. Rozeau, C. Buj, M. Paccaud, G. Dambrine, and F. Danneville, "HF characterisation of sub-100 nm UTB-FDSOI with TiN/HfO2 gate stack," in ULIS, Mar. 12–14, 2008, pp. 145–148
- [7] J. Widiez, F. Dauge, M. Vinet, T. Poiroux, B. Previtali, M. Mouis, and S. Deleonibus, "Experimental gate misalignment analysis on double gate SOI MOSFETs," in *IEEE SOI Conf.*, Oct. 4–7, 2004, pp. 185–186.
- [8] J. Widiez, J. Lolivier, M. Vinet, T. Poiroux, B. Previtali, F. Dauge, M. Mouis, and S. Deleonibus, "Experimental evaluation of gate architectecture influence on DG SOI MOSFETs performance," *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1772–1779, Aug. 2005.
- [9] T. C. Lim, A. Kranti, and A. Armstrong, "Performance assessment of nanoscale multiple gate MOSFETs (MuGFETs) for RF applications," in Eur. Microw. Integr. Circuit Conf., EuMIC, Oct. 2006, pp. 141–142.
- [10] D. Lederer, B. Parvais, A. Mercha, N. Collaert, M. Jurczak, J.-P. Raskin, and S. Decoutere, "Dependence of FinFET RF performance on fin width, in *Proc. Silicon Monolithic Integr. Circuits RF Syst.*, 2006, pp. 8–11.
- [11] V. Subramanian, B. Parvais, J. Borremans, A. Mercha, D. Linten, P. Wambacq, J. Loo, M. Dehan, C. Gustin, N. Collaert, S. Kubicek, R. Lander, J. Hooker, F. Cubaynes, S. Donnay, M. Jurczak, G. Groeseneken, W. Sansen, and S. Decoutere, "Planar bulk MOSFETs versus FinFETs: An analog/RF perspective," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 3071–3079, Dec. 2006.
- [12] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1132–1140, Jun. 2005.
- [13] J. Raskin, T. M. Chung, V. Kilchytska, D. Lederer, and D. Flandre, "Analog/RF performance of multiple gate SOI

devices: Wideband simulations and characterization," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1088–1095, May 2006.

- [14] . ITRS Roadmap 2012.
- [15] E. P. Gusev, V. Narayanan, and M. M. Frank, "Advanced high-k dielectric stacks with polySi and metal gates: Recent progress and current challenges," *IBM J. Res. Dev.*, vol. 50, no. 4/5, pp. 387– 410, 2006.
- [16] X. Liu, S. Lou, Z. Xia, D. Guo, H. Zhu, J. Kang, and R. Han, "Characteristics of different structure sub-100 nm MOSFETs with high-k gate dielectrics," in *Proc. 6th Solid-State and Integrated-Circuit Technology Conf.*, 2001, pp. 333–336.
- [17] M. Fischetti, D. Neumayer, and E. Cartier, "Effective electron mobility in Si inversion layers in MOS systems with a high-k insulator: The role of remote phonon scattering," *J. Appl. Phys.*, vol. 90, p. 4587, 2001.
- [18] Pedram Razavi, Ali A. Orouji, "Dual Material Gate Oxide Stack Symmetric Double Gate MOSFET: Improving Short Channel Effects of Nanoscale Double Gate MOSFET," 2008 International Biennial Baltic Electronics Conference (BEC2008), pp. 83-86 October 2008.
- [19] J. Liang, H. Xiao, R. Huang, P.Wang, and Y.Wang, "Design optimization of structural parameters in double gate MOSFETs for RF applications," *Semicond. Sci. Technol.*, vol. 23, no. 5, pp. 1–8, May 2008.
- [20] Kai Lu, Jing Chen, Jiexen Luo, Jun Liu, Qingging Wu, Zhan Chai, Xi Wang "Improvement of RF Performance by using Tunnel Diode Body Contact Structure in PD SOI nMOSFET," *IEEE Electron Device Letters*, vol. 35, no. 1, pp. 15–17, January 2014.
- [21] Kun-Ming Chen, Bo-Yuan Chen, Chiu-Sung Chiu, Guo-Wei Huang, Chun-Hao Chen, Horng-Chih Lin, Tiao-Yuan Huang, Ming-Yi Chen, Yu-Chi Yang, B. Jaw, Kai-Li wang "Performance Improvement in RF LDMOS Transistors Using Wider Drain Contact," *IEEE Electron Device Letters*, vol. 34, no. 9, pp. 1085– 1087, September 2013.