

An ISO 3297: 2007 Certified Organization,

Volume 3, Special Issue 1, February 2014

International Conference on Engineering Technology and Science-(ICETS'14)

On 10th & 11th February Organized by

Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India

A Single Stage Power Factor Correction For Single Phase AC-DC Converter

Satheyaraj. N¹, Yamuna. K²

Final year M.E student, Dept. of EEE, KSR College of Engineering, Tamilnadu, India¹ Assistant professor, Dept. of EEE, KSR College of Engineering, Tamilnadu, India²

Abstract-A Single Phase Single Stage Power Factor Corrected (SSPFC) AC/DC converter that operates with a single controller to obtain regulated dc output voltage is presented in this paper. The proposed converter integrates the operation of a boost power factor correction converter and a three-level DC/DC converter into one converter. . The existing converter has the problem of high component stress due to its three level structures. As the converter control is open loop a variable output voltage is not possible in the conventional system. The proposed system provides a closed loop control for variable output voltage. The SSPFC AC/DC converter can operate with lower peak voltage stresses across the switches and the DC bus capacitors as it is a three-level converter. This allows for greater flexibility in the design of the converter and ultimately improved performance. The output inductor of the converter can be designed to work in CCM mode over a wide range of load variation and input voltage. This results in a lower output inductor current ripple than that found in other two-level single-stage converter, which ultimately results in lower peak current stresses for the secondary components. . The operation of the converter is explained and its feasibility is confirmed with experimental result obtained from the simulation. The result shows that the new converter has better power factor for light load operation.

I.INTRODUCTION

The ac–dc power supplies with transformer isolation are typically implemented with some sort of input power factor correction (PFC) to comply with harmonic standards such as IEC 1000-3-2 [1]. There are three techniques to satisfy these standards. One of them is adding passive filter elements to the traditional passive diode rectifier/LC filter input combination; the resulting converter is very bulky and heavy due to the size of the low-frequency inductors and capacitors [2]. Another method is using an ac–dc boost converter in the front-end rectifying stage to perform active PFC for most applications. The ac-dc boost converter shapes the input line current as an almost sinusoidal shape with a harmonic content compliant with agency standards. Using active PFC, however, increases the cost and complexity of the overall two-stage converter because an additional switching converter must be implemented [2]. This has led to the emergence of single-stage powerfactor-corrected (SSPFC) converters.

There have been numerous publications about SSPFC converters, particularly for low-power ac–dc flyback and forward converters [1]–[11]. Research on the topic of higher power ac–dc single-stage full-bridge converters, however, has proved to be more challenging, and thus, there have been much fewer publications [12]–[14].

Several single-stage ac-dc full-bridge currentfed converters have been proposed [2]; these converters have a boost inductor connected to the input of the fullbridge circuit. Although they can achieve a near-unity input power factor, they lack an energy-storage capacitor across the primary-side dc bus, which can result in the appearance of high voltage overshoots and ringing across the dc bus. It also causes the output voltage to have a large low-frequency 120-Hz ripple that limits their applications.

The most common type of single-stage ac-dc full-bridge converter is based on some sort of voltage-fed single-stage pulse width modulation (PWM) converter [12]–[15]. Converters of this type have a large energy-storage capacitor connected across their primary-side dc bus. They do not have the drawbacks of resonant and current-fed SSPFC converters. They operate with fixed switching frequency, and the bus capacitor prevents voltage overshoots and ringing from appearing across the dc bus and the 120-Hz ac component from appearing at the output.



An ISO 3297: 2007 Certified Organization,

Volume 3, Special Issue 1, February 2014

International Conference on Engineering Technology and Science-(ICETS'14)

On 10th & 11th February Organized by

Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India

Voltage-fed single-stage PWM full-bridge converters, however, have disadvantages that have limited their use. Most of these drawbacks are because 1) they are controlled by a single controller and the dc bus voltage is left unregulated [12]–[15]; and 2) they are implemented with two-level topologies that subject the converter components to high-voltage stresses [2], [12]–[15].

With multilevel topologies, the dc bus voltage can be allowed to reach higher levels that are possible with a two-level topology as the converter components are exposed to half the dc bus voltage and, thus, have half the voltage stress. Freeing up the allowable limit of dc bus voltage allows the aforementioned limitations on output and input currents to be eased so that the converter can be made to operate with an output current that has less ripple and an input current that is less distorted than that of a two-level converter.

A three-level (TL) voltage-fed ac-dc singlestage PWM converter was proposed in [15] and is shown in Fig. 1. This topology does not have the drawbacks of previously proposed single-stage converters because of its TL



structure. The variable output voltage is not possible due to its open loop control. The PWM method that was used to operate the converter is shown in Figure 2.

A new TL ac–dc single-stage converter that can operate with standard phase-shift PWM is proposed in this letter. In this letter, the operation of the converter is explained, and its feasibility is confirmed with experimental results obtained from a prototype converter. Finally, the output voltage and power factor of the new converter is compared with that of the converter shown in Figure. 1.



Figure.2. Typical waveforms for conventional converter

II. PSM TECHNIQUE FOR TL SINGLE-STAGE CONVERTERS

The proposed converter, shown in Figure. 3, integrates an ac-dc boost PFC into a TL dc/dc converter. It is almost the same as the converter proposed in [15] and with a flying capacitor between two clamping diodes. The PFC is performed by using an auxiliary winding taken from the main transformer that acts like a switch that turns on and off in an appropriate manner.

The typical converter waveforms are shown in Fig.4 and equivalent circuit diagrams that show the converter modes of operation with Phase-Shift Modulation (PSM) are discussed in the following sections. The diode rectifier bridge output is replaced by a rectified sinusoidal source, and the thick lines represent the paths of current conduction.



Figure.3. Proposed SSPFC AC/DC converter



An ISO 3297: 2007 Certified Organization,

Volume 3, Special Issue 1, February 2014

International Conference on Engineering Technology and Science-(ICETS'14)

On 10th & 11th February Organized by

Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India

Mode 1 ($t_0 < t < t_1$) At time t_0 switches S_1 and S_2 are ON, and energy from DC bus capacitor C_1 is transferred to the output load. Since the auxiliary winding generates a voltage that is equal to the total DC-link capacitor voltage (sum of C_1 and C_2), the voltage across the input inductor is the rectified supply voltage, and thus, the input inductor current starts rising. The Figure.5 shows the operation of the new converter during Mode1.



Figure.4.Typical waveforms for proposed converter



Figure.5. Mode 1 operation of single phase SSPFC AC/DC converter



Figure.6. Mode 2 operation of single phase SSPFC AC/DC converter

Mode $2(t_1 < t < t_2)$ At time t_2 , switches S_1 is OFF and S_2 remains ON. Capacitor C_{s1} charges and capacitor C_{s4} discharges through C_f until C_{s4} , the output capacitance of S_4 , clamps to zero. The energy stored in the input inductor during the previous mode starts to be transferred into the DC-link capacitors. This mode ends when S_4 turns on with zero-voltage switching (ZVS). The Figure.6 shows the operation of the new converter during Mode1.

Mode 3 ($t_2 < t < t_3$) In Mode 3, S₁ is OFF and S₂ remains ON. The energy stored in the input inductor L_{in} during Mode 1 is completely transferred into the DC-link capacitors. The amount of stored energy in the input inductor L_{in} depends upon the rectified supply voltage. This mode ends when the input inductor current reaches zero. Also, during this mode, the load inductor current freewheels in the secondary of the transformer. The Figure.7 shows the operation of the proposed converter during Mode 3.

Mode 4 ($t_3 < t < t_4$) At time t_3 switch S_1 is OFF, the primary current of the main transformer circulates through diode D_1 and switch S_2 , and the load inductor current freewheels in the secondary of the transformer. The Figure.8 shows the operation of the new converter during Mode 4.



Figure.7.Mode 3 operation of single phase SSPFC AC/DC converter



Figure.8. Mode 4 operation of single phase SSPFC AC/DC converter

Mode $5(t_4 < t < t_5)$ In this mode, S₁ and S₂ are OFF, and the current in the transformer primary charges capacitor



An ISO 3297: 2007 Certified Organization,

Volume 3, Special Issue 1, February 2014

International Conference on Engineering Technology and Science-(ICETS'14)

On 10th & 11th February Organized by

Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India

C2 through the body diode of S_3 and switch S_4 . This mode ends when switches S_3 and S_4 are switched on and a symmetrical period begins. In this mode, the load inductor current continues to transfer energy from the input to the output. The Figure.9. shows the operation of the proposed converter during Mode 5.



Figure.9. Mode 5 operation of single phase SSPFC AC/DC converter

Mode 6 ($t_5 < t < t_6$) At time t_5 , switche S₃ is ON and S₄ is OFF. The energy stored in the auxiliary inductors during the previous mode is completely transferred into the DC-link capacitor.

Mode 7 ($t_6 < t < t_7$) At time t_6 , S_4 is OFF and the primary current of the main transformer circulates through the diode D_2 and S_3 . The output inductor current also freewheels in the secondary of the transformer during this mode.

Mode 8 ($t_7 < t < t_8$) At time t_7 , S_3 and S_4 is OFF and the primary current of the transformer charges the capacitor C1 through the body diodes of S_1 and S_2 . Switches S_1 and S_2 are switched on at the end of this mode.

III.SIMULATION CIRCUIT AND RESULTS FOR PROPOSED CONVERTER

The Figure 10. shows the simulation circuit for the closed loop control of the single phase SSPFC AC/DC converter. The proposed converter is similar to the converter presented in the chapter 3. The capacitor C_f is added between the clamping diode and the snubber capacitors are introduced to reduce the voltage stress across the MOSFET switches. The Power Factor Measurement circuit is similar to the circuit discussed in the previous chapter. The controller used to produce the gate pulse based on the PS-PWM technique. The PS-PWM is an efficient technique used for voltage controlled multilevel inverter. PS-PWM is a carrier based PWM which uses multiple carrier with phase shifted with one another. Assume for an M-level inverter the PS-PWM technique requires (M-1) no of carrier and the carrier is shifted by (360/M-1). By considering this for three level output the PS-PWM requires 2 carrier signal each shifted by 180° .



Figure .10 simulation circuit

Here the triangular signal is used as a carrier signal hence after shifting it remains the same i.e single carrier is enough to produce three level output. The refrence signal is compared with the actual signal to produce error signal and fed to the PI controller. The PI controller output is compared with the carrier signal in the relational operator to produce gate pulse.

IV.RESULT AND DISCUSSION

The resulting waveforms for the proposed converter is discussed in this section. The supply voltage and current of the conventional converter is shown in the Figure.11. The input current is discontinuous and the input voltage is sinusoidal in nature. The current and the voltage are in phase with eachother. The magnitude of the voltage is 230VAC.the magnitude of the current is 0.6A AC.

Figure.12. shows simulation result of the primary voltage of the transformer. This is the three level wave form created by the multilevel inverter. The three level supply voltage is given to the transformer. The transformer ratio is 5:6 if the transformers input voltage is 85V means the output voltage of the transformer is 100V. The uncontrolled output in the primary voltage of



An ISO 3297: 2007 Certified Organization,

Volume 3, Special Issue 1, February 2014

International Conference on Engineering Technology and Science-(ICETS'14)

On 10th & 11th February Organized by

Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India

the transformer in conventional system is eliminated in the proposed system.



Figure.11. Supply voltage and current waveform



Figure.12. Primary voltage waveform of the transformer

The Figure.13. shows the simulation waveform of the gate pulse produced using the PS-PWM techniques. In PS-PWM each switch conducts at different firing angle with same amplitude and pulse width. The three level voltage is obtained similar to the conventional converter. The voltage produced by the auxiliary winding is used to cancel the excess voltage in the capacitors($C_1\&C_2$). The load voltage is constant in the



Figure.15. Load voltage waveform of the proposed converter

The Figure.16 shows the simulation result of the supply power factor. The proposed converter has better power factor correction compared to the conventional converter for low power application. The proposed converter maintained a power factor of 0.99 for 20W RL load. conventional converter due its open loop control. The proposed converter implements the closed loop control using PS-PWM technique. Hence variable DC voltage (0-100V DC) is possible in the conventional converter. Due to the closed loop control little distortion is occur at the output of the proposed converter.



Figure.13. Gate pulse for MOSFET switches



Figure.14. Load current waveform

The Figure.14. shows the load current waveform for RL load connected to the Single Phase SSPFC AC/DC Converter. The load current is continuos. The magnitude of the current waveform is approximately 0.2A.



Figure.16. Waveform for supply Power Factor



An ISO 3297: 2007 Certified Organization,

Volume 3, Special Issue 1, February 2014

International Conference on Engineering Technology and Science-(ICETS'14)

On 10th & 11th February Organized by

Department of CIVIL, CSE, ECE, EEE, MECHNICAL Engg. and S&H of Muthayammal College of Engineering, Rasipuram, Tamilnadu, India

TABLE.2. Comparison of the converter for various voltage level

S. N O	INPUT VOLTAG E	LOAD CURRE NT	LOAD VOLTAG E	LOAD	PF
1	230V AC	0.05	25V DC	RL	0.95
2	230V AC	0.1	50V DC	RL	0.999
3	230V AC	0.15	75V DC	RL	0.995
4	230V AC	0.2	100V DC	RL	0.988



Figure.17. Variable output voltage of the proposed converter

The Figure.17 shows the variable load voltage of the proposed converter. The proposed SSPFC AC/DC Converter simulated is able to provide any desired voltage between (0-100 V DC) with improved power factor at the supply side. The Table.3 shows the simulaton parameters for the conventional and proposed system

V. CONCLUSION

The purpose of the project was to develop closed loop control for the single-stage multilevel type full-bridge converter. A single phase SSPFC AC/DC converter that operates with a single controller to regulate the output voltage was presented. This converter has an auxiliary circuit that can cancel the capacitor voltage in which way the input inductor act as a boost inductor to have a single stage power factor correction. The outstanding features of the rectifier is that it can produce input currents that do not have dead band regions and an output current that can be continuous when the converter is operating from maximum load to at least half of the load. The converter can operate with lower peak voltage stresses across the switches and the DC bus capacitors as it is a three-level converter. This converter provides variable output voltage with improved power factor. This allows for greater flexibility in the design of the converter and ultimately improved performance.

REFERENCES

[1] D. D. C. Lu, D. K. W. Cheng, and Y. S. Lee, "Single-stage AC–DC power factor-corrected voltage regulator with reduced intermediate bus

voltage stress," Proc. Inst. Elect. Eng.-Elect. Power Appl., vol. 150, no. 5, pp. 506-514, Sep. 2003.

[2] G. Moschopoulos, "A simple ac–dc PWM full-bridge converter with integrated power-factor correction," *IEEE Trans. Ind. Electron.*, vol. 50, no. 6, pp. 1290–1297, Dec. 2003.

[3] S. Luo, W. Qiu, W.Wu, and I. Batarseh, "Flyboost power factor correction cell and a new family of single-stage ac/dc converters," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 25–34, Jan. 2005.

[4] Y. Jang, M. M. Jovanovic, and D. L. Dillman, "Soft-switched PFC boost rectifier with integrated ZVS two-switch forward converter," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1600–1606, Nov. 2006.

[5] A. Lazaro, A. Barrado, M. Sanz, V. Salas, and E. Olias, "New power factor correction AC–DC converter with reduced storage capacitor voltage," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 384–397, Feb. 2007.

[6] D. D.-C. Lu, H. H.-C. Iu, and V. Pjevalica, "A single-stage ac/dc converter with high power factor, regulated bus voltage, and output voltage," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 218–228, Jan. 2008.

[7] S. K. Ki and D. D.-C. Lu, "Implementation of an efficient transformer-less single-stage single-switch ac/dc converter," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4095–4105, Dec. 2010.

[8] H. Ma, Y. Ji, and Y. Xu, "Design and analysis of single-stage power factor correction converter with a feedback winding," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1460–1470, Jun. 2010.

[9] H. J. Chiu, Y. K. Lo, H. C. Lee, S. J. Cheng, Y. C. Yan, C. Y. Lin, T. H. Wang, and S. C. Mou, "A single-stage soft -switching flyback converter for power-factor-correction applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 2187–2190, Jun. 2010.

[10] J. Zhang, D. D.-C. Lu, and T. Sun, "Flyback-based single-stage powerfactor-correction scheme with time-multiplexing control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 1041–1049, Mar. 2010.

[11] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Single-stage quasiresonant flyback converter for a cost-effective PDP sustain power module," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2372–2377, Jun. 2011.

[12] H. S. Ribeiro and B. V. Borges, "Analysis and design of a highefficiency full-bridge single-stage converter with reduced auxiliary components," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1850– 1862, Jul. 2010.

[13] H. L. Cheng, Y. C. Hsieh, and C. S. Lin, "A novel single-stage high powerfactor ac/dc converter featuring high circuit efficiency," *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 524–532, Feb. 2011.

[14] H. Ribeiro and B. Borges, "New optimized full-bridge, single stage ac/dc converters," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2397–2409, Jun. 2011.

[15] M. Narimani and G. Moschopoulos, "A new single-phase singlestage three-level power factor correction ac-dc converter," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2888–2899, Jun. 2012.