

# FPGA CAN BE IMPLEMENTED BY USING ADVANCED ENCRYPTION STANDARD

# ALGORITHM

P. Aatheeswaran<sup>1</sup>, Dr.R.Suresh Babu<sup>2</sup>

PG Scholar, Department of ECE, Jaya Engineering College, Chennai, Tamilnadu, India<sup>1</sup>

Associate Professor, Department of ECE, Jaya Engineering College, Chennai, Tamilnadu, India<sup>2</sup>

**Abstract**: This paper mainly focused in implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterative design approach in order to minimize the hardware consumption.. This method can make it a very low-complex architecture, especially in saving the hardware resource in implementing the AES InverseSub Bytes module and Inverse Mix columns module. As the S - box is implemented by look-up-table in this design, the chip area and power can still be optimized. The new Mix Column transformation improves the performance of the inverse cipher and also reduces the complexity of the system that supports the inverse cipher. As a result this transformation has relatively low relevant diffusion power .This allows for scaling of the architecture towards vulnerable portable and cost-sensitive communications devices in consumer and military applications.

Keywords: AES, encryption, decryption, FPGA

# I. INTRODUCTION

The need of privacy has become a high priority for both government and civilians desiring protection from signal and data interception. Widespread use of personal communication devices has only increases demand for a level security on previously insecure communication by using DES algorithm. For a long time, the Data Encryption Standard (DES) was considered as a standard for the symmetric key encryption. Data block and key length of DES algorithm has a only of 56 bits. The 56 bits of data block and key is to be small and can easily broken. For this reason in September 1997, the National Institute of Standards and Technology (NIST) promoted worldwide research into a replacement for DES, or the widely accepted Data Encryption Standard.

AES algorithm candidates of 15 members were announced in August 1998. Next all algorithms were subject to assessment process performed by various group of cryptographic researchers all over the world. NIST selected the 5 algorithm in August 2000 they are, RC6, Mars, Rijndeal, Serpent, and Twofish as the final competitors. On October 2, 2000, NIST announced that the Rijndeal algorithm was the winner. As per the Reijndeal data block and key size of multiple of 32 bits, with a minimum of 128 bits and maximum of 256 bits. As a result of breaking of data block and key can be difficult [1]. Advanced Encryption Standard (AES) algorithm also known as Rijndeal [2].

AES has fixed data block size of 128 bits and key size of 128, 192 or 256 bits. AES minimize cost, focusing on efficiency reduced overall hardware complexity. By incorporating most of the algorithm complexity into the controller, components are reused and efficiency increased. A Verilog hardware implementation is also presented, utilizing a field programmable gate array (FPGA) as a prototyping platform. Thus, the design can be easily migrated to an ASIC implementation in an SoC [3].

This paper is organised as follows. Section deals with the introduction about the Cryptography algorithm generation. Section II deals with the AES algorithm .Section III describes about the Implementation of AES algorithm. Section IV shows the simulation results and the last Section V concludes the paper and followed by References.



#### II. AES ALGORITHM

AES algorithm is a symmetric block cipher that can encrypt and decrypt the information. Encryption can convert the original data in to unintelligible data is called cipher text. Decryption can convert the cipher text form in to original data, which is called plain text.

#### A. AES Encryption

The AES algorithm (AES-128) operates on a 128 bit block of data size and 128 bit key size and executed N-1 loop times. A loop is called a round and the number of iterations of a loop N can be 10. The first and last rounds differ from other rounds in that there is an a additional AddRoundkey transformation at the beginning of the first round and no Mixcolumns transformation is performed in the last round. AES encryption is given in Fig.1.

1) SubBytes Transformation: The SubBytes transformation is a nonlinear byte substitution, operates on each of the state bytes independently. The SubBytes transformation is done by using S-box. S-box is a precalculated substitution table contains 256 numbers (from 0 to 255) and their corresponding resulting value. More details of the calculating the S-box table refers to [4]. S-box table as shown in Table I.



2) *ShiftRows Transformation:* In ShiftRows transformation, the rows of the state are left shifted in cyclic manner. Row 0 is not shifted, Row 1 is shifted one byte to the left, Row 2 is shifted two bytes to the left and Row 3 is shifted three bytes to the left.



3) MixColumns Transformation: In MixColumns transformation, the columns of the state are considered as polynomials over GF (28) and multiplied by modulo x4 + 1 with a fixed polynomial c(x), given by:  $c(x)=\{03\}x3 + \{01\}x2 + \{01\}x + \{02\}$ .

4) AddRoundKey Transformation: In the AddRoundKey transformation, a Round Key is added to the State - resulted from the operation of the MixColumns transformation - by a simple bitwise XOR operation. The RoundKey of each round is derived from the main key using the KeyExpansion algorithm [1]. The encryption/decryption algorithm needs eleven 128-bit RoundKey, which are denoted RoundKey [0].

#### B. AES decryption

Decryption is a reverse of encryption which inverse round transformations to computes out the original plaintext of an encrypted cipher-text in reverse order. The round transformation of decryption uses the functions AddRoundKey, InvMixColumns, InvShiftRows, and InvSubBytes successively.

1) AddRoundKey: AddRoundKey is its own inverse function because the XOR function is its own inverse. The round keys have to be selected in reverse order. The description of the other transformations will be given as follows.

2) InvShiftRows Transformation: InvShiftRows exactly functions the same as ShiftRows, only in the opposite direction. The first row is not shifted, while the second, third and fourth rows are shifted right by one, two and three bytes respectively.

*3) InvSubBytes transformation*: The InvSubBytes transformation is done using a once-precalculated substitution table called InvS-box. That InvS-box table contains 256 numbers (from 0 to 255) and their corresponding values.

4) InvMixColumns Transformation: In the InvMixColumns transformation, the polynomials of degree less than 4 over GF(28), which coefficients are the elements in the columns of the state, are multiplied modulo (x4 + 1) by a fixed polynomial  $d(x) = \{0B\}x3 + \{0D\}x2 + \{09\}x + \{0E\}$ , where  $\{0B\}, \{0D\}; \{09\}, \{0E\}$  denote hexadecimal values.

In the next section, a description of the proposed design based on FPGA implementation of AES encryption/decryption function is detailed.

# III. FPGA IMPLEMENTATION OF AES ALGORITHM

Fig.2 shows the detailed design of AES core based on FPGA implementation, where the control signals are described in Table II.



Fig 2. Architecture of AES core



Pin Name	I / O Port	Pin Number (bit)	Pin Description
clk	Ι	1	Chip clock
Reset - in	Ι	1	Clear all signals
Write	Ι	1	1:write key and
			text-in
Direction	Ι	1	1:Encryption
			0:Decryption
Enable	Ι	1	1:Enable AES core
			0:Disable AES core
Key	Ι	128	Key data
Text-in	Ι	128	Plain text /
			Cipher text data
Done	0	1	1:Encryption/Decryption is completed
Text-out	0	128	Plain text / cipher text data

#### TABLE II. CONTROL SIGNALS OF AES CORE

The total design has 390 pins. It requires the text in, text out and key which have a 128 bits length. And the controls signals using to control the proper operations of the core are clock (clk), reset in, write, direction, done and enable pins. The Key block loads keys and combines with Key Round block to perform Key Expansion transformation, and generates proper Roundkeys under the control signals from the Controller block. Controller block takes write signal, direction signal, and enable signal from outside and generates all the control signals for the whole system. The plain text (text\_in) and key is loaded only when the write signal makes a low-high-low transition (basically a pulse). The process is going to complete when the done signal is pulsed after some clock cycles from the write signal goes low. The "done" signal actives only in one clock cycle. Each round key as well as round is completed in one clock cycle.

However, the round key is finished before the round is calculated by one clock cycle. Hence, combining with one clock cycle for registering the input, a total clock cycle need for processing 128-bit data is 13 clocks in encryption mode. In decryption, eleven round keys must be completed before the first round is calculated. Because the last round key is used in the first round process, it takes 25 clock cycles to complete. With using the above iterative looping approach, a minimal number of clock cycles required performing Encryption/decryption for each data block of 128-bit.

#### **IV. SIMULATION RESULTS**

The design has been coded by Verilog HDL. All the results are synthesized and simulated basing on the Quatus 9.0, the Model Sim – Altera 6.4a and EP20K400CB652C7 device. The results of simulating the encryption/decryption Algorithms from the ModelSim simulator are shown in Fig.3 and Fig.4.

ModeSim XE EL/Ste	ster 6.3c - Custom Xil	nx Version			1000.00.000	-		1.00						-
) as a de   A avoit Similate		00 WHE 1 45:% ₩ 2:51   1	100 13 100	8 ∮ 3+   %   €		+ +   D	100 p	1	1B B	0° <u>9</u> 1 <u>9</u>	Cortains		3)	(O)( D &
lapace 11 # # X	Clipsota === 000==	+dx .	wave - default											
stance *	#7kane	-		Nessan		1								
ass_spher	di dirat di dare		ani, arte ani, arte ani, arte	n japiljak n japiljat n japiljat	- 921 921 920									
0 1 000 0 1 000 0 1 000 0 1 000	Difference Differ		0.5 ke_che	s_ttp://ev s_ttp://evi_in s_ttp://evi_init	00121303303301111130 00121303300100100 0112130311111110	00111011011 0011101100	11113333) ((C.111333)	2010-1005-20 2010-0005-11 2010-0005-11	1000 12 2333 01100001 99 100001 2331	1201011031501 110111000000	001111111011 1001111111011	901030333311110 1101130000010 010110111 20	1115 (501) 0011 (001) 1111 (001)	011200010000 0112001001111 21120111200
0 1 031 0 1 031 0 1 0511 0 1 0511	0-1 ×1 0-1 ×2 0-1 ×3			r_1001/w0 r_1001/w1 r_1001/w2	00121551111201210	103033 03 103030 03 103331 03		01101301. 00013031 111013011	01501100 01011111 110000000	11103030 11110300 101103001 101103001	D0101100 D0010001 D0101000	(11010000 20 (11001001 20 (11100001 20	0337 HL 1433 HL 0333 HL	0 100000 ( 12 2000 ( 12 2000 (
(s13 (s21) (s21) (s21) (s22)	0 4 ex00 0 4 ex01 0 4 ex01		D S Hes cone	e_tool/text_in_r e_tool/text_in_r e_tool/text1	0011100 30010010 00100130 01001111	00111111.00 001101101.00 001101101.00	100 10 1 1 1000 1000 10 1 1000 10 1	0100000111 01001000111 110011900 11000020	0100000130 0100000130 00013099	110-111099990 1111109311 201209311	20011 10115 201100011 20111160	es_cipher_t	0113010 0113010 000 00	1197 pat 1010010 00
9 1 053 9 1 0539 9 1 0511	□ 4 sel3 □ 4 sel3 □ 4 sel3		<ul> <li>Des_option</li> <li>Des_option</li> <li>Des_option</li> <li>Des_option</li> </ul>	m_htp:t/sx02 m_htp:t/sx03 m_ttp:t/sx10	01011000 10100001 11101011	010233371133 010233371133 01023337133 00113337133	9310/11 1920/111 1920/111	111000 300 1111100 300 1111100 1 20031 300 1	01511011 110110000 1100000000	110000100 01100111 201011001	00001112 00000012 00001012	C0111017 C 10001060 1 11001011 1	1211 00 5550 85 1223 11	112000001 102112000 002000011
escina	0 917 0 911 0 911 0 920		<ul> <li>A los colo</li> <li>A los colo</li> <li>A los colo</li> </ul>	3001/4412 #_3001/4413 #_3001/4413	11301303	1010110110110 100100000000000000000000	011110	110000111	00110100 00110100	0111301 01113030 01113030	00110001 00011111 00011111	011001011 1 01100111 1 01100101 1	1933 - 11 0313 - 11 0011 - 01	11111120 11102011
erita erita zzina erita	0-4 6422 0-4 5023 0-4 6430	I b	n de Jan offe Citté 6 / 10	r_30p1;ba71 Nor Curror	0010001 w 1.6m 1 1.449 m	0.810	222000	2110111	1106333393 I re	113999931	0110011 .1rs	b)(0)11 2	0.333 (C)	Le Le
الغ الأبي هي ا	0 0 1011 0 0 1012		1		1.11 2	14				-				1
erot.		1												
127> run														
Transcipt														
	AND ON DATE 1		ins other test	den 1		_	_	_	_	_	772,04,01,264	7.94	-	1110

Fig 3. Timing simulation of AES encryption algorithm





Fig 4. Timing simulation of AES decryption algorithm

# V. CONCLUSION

In this paper Advanced Encryption Standard (AES) algorithm is implemented, that can process with the data block of 128 bit and cipher key length of 128 bit. The usage of 128 bit cipher key to achieve the high security, because 128 bit cipher key is difficult to broken. As result of this we obtain a secure transmission of data in both encryption and decryption. While computing the existing AES, it takes more area, so we are going to implement the new algorithm for mix Column in AES flow. When we use a new mix column instead of existing one, we can obtain a less area compare to existing AES algorithm.

# REFERENCES

[1] Daemen J., and Rijmen V, "The Design of Rijndael: AES-the Advanced Encryption Standard", Springer-Verlag, 2002

[2] FIPS 197, "Advanced Encryption Standard (AES)", November 26, 2001.

[3] Tessier, R., and Burleson, W., "Reconfigurable computing for digital signal processing: a survey", J.VLSI Signal Process, 2001, 28, (1-2), pp.7-27

[4] Ahmad, N.; Hasan, R.; Jubadi, W.M; "Design of AES S-Box using combinational logic optimization", IEEE Symposium on Industrial Electronics & Applications (ISIEA), pp. 696-699, 2010.

# BIOGRAPHY



Mr.P.Aatheeswaran, received him BE (Electronics and Instrumentation Engineering) degree from Anna University in April 2009, he had one year teaching experience in M.Kumarasamy Engineering College, Karur and currently pursuing him M.E (Applied Electronics) degree from Anna University. Her area of interest is on VLSI, Analog and Digital Communication, Transducer Engineering, Measurement and Instrumentation Engineering.



Dr. Suresh Babu is a Ph.D in Electronics and Telecommunications from University of New Castle USA and an eminent person in the field of RFID, Mobile Technology and other forms of Technology Applications; having represented the country at various International Conferences. Dr.Suresh Babu has his papers presented in various prominent National as well as International Journals, Which has been widely recognized globally.