

# CMOS Design, Simulation and Physical Design of a Two Channel Demodulator

Elumalai R<sup>1</sup>, K.M.Vanitha<sup>2</sup>, ElavaarKazhali<sup>3</sup>

Professor, Dept. of IT, MSRIT, Bangalore, India<sup>1</sup>

Assistant Professor, Dept. of IT, MSRIT, Bangalore, India<sup>2,3</sup>

**ABSTRACT:**In this paper, we present a two channel direct demodulator design for differential signals. The two-channel demodulator accepts two independent input signals in a differential mode and demodulates to provide a filtered DC output. Based on analog multiplexer (AM) select pin, one channel is selected out of 2 channels for the differential signal ( $v_1, v_2$ ) processing. Demodulator section consists of precision full wave rectifier (PR), 2<sup>nd</sup> order Butterworth low pass filter (AF), and summing & difference amplifiers (SA & DA). The Filtered outputs are added, subtracted & amplified to get  $-(v_1+v_2)$  &  $(v_2-v_1)$  outputs respectively which are of bipolarities. This finds applications in processing signals from differential transformers. The mentioned method of demodulation is much superior to that of synchronous demodulation on parameters of noise performance, phase error, additional clock, components count and accuracy.

**KEYWORDS:**CMOS amplifiers, Rectifiers, Filters, AnalogLayout

## I.INTRODUCTION

The block diagram of the proposed 2-channel demodulator is as shown in Figure-1. It basically consists of analog multiplexer, operational amplifier, precision rectifiers, active filters, summing and difference amplifiers. Circuit design & simulation of modules were carried and characterized with Cadence Tool. All the modules were integrated and full functionality were verified with the specification as given in Table 1. Layouts of the design completed and verified with Calibre tool.




Figure 1. Block Diagram of a 2-channel demodulator



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 3, March 2014

parameters	value
Supply Voltage	$\pm 5V \dots \pm 10\%$ (tolerance)
Input Voltage Range	-4V to +4V
Temp. Range	-55°C to 125°C
Supply Current	20mA
Output Impedance	200 $\Omega$
Output Offset Voltage	$\pm 15mV_{dc}$
Output Current	500 $\mu A$
Difference Output	$\pm 3.88V$
Summer Output	$\pm 1.48V$
Frequency of Operation	3.4KHz
Digital Inputs	CMOS/TTL

Table 1: Specifications of a 2- Channel Demodulator

## II. LITERATURE SURVEY

Mike Donnelly [1] presents a systematic process for developing and examining of Simulink models for Inductive Displacement Transducer (IDT) and signal conditioning circuit. This paper presents a Simulink model based on dual half-wave rectifiers was developed to simulate the behaviour of the signal conditioning circuit. The results of simulation clearly demonstrate the sensitivity and performance at frequency around 4.8KHz. This technique was used in designing an ASIC based demodulator. R.A. Williams [2] and Z.Z. Yu [3][7][8][9] clearly discuss the inductive based imaging and tomographic process for industry which employed the inductive sensing and signal conditioning. Richard Poley [6] in Texas application notes writes about the practical signal conditioning techniques and characteristics of every component in LVDT measurement. This paper also suggest the various means of error correction techniques both hardware and software to improve the sensitivity of the system.

## III. CIRCUIT IMPLEMENTATION

**Op-Amp:** Due to high gain and high output swing requirement, a 2-stage op-amp had been chosen. The Op-amp has PMOS input differential pair as the 1st gain stage & common source amplifier as 2<sup>nd</sup> gain stage with frequency compensation. Cascoded current mirror biasing circuit is used to bias multiple circuits of a 2-stage op-amp. The design specification of the 2-stage op-amp specification is given in Table -2. A schematic diagram is presented in Figure-2 which shows the final design. This circuit is designed especially for low output impedance (~200 $\Omega$ ). The op-amp characteristics such as gain & phase, slew rate, CMRR, PSRR, output swing, output impedance, quiescent current were measured & observed to be as shown in the Table-2. Same op-amp is used for few more blocks in this project.

## International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 3, March 2014




Figure-2: Schematic of a 2-stage Op-Amp

**Analog Multiplexer:** Analog Multiplexer consists of two 2:1 multiplexers with selection logic. Multiplexers are implemented by designing Analog CMOS switches in Transmission Gates (TG) principle. TG provides low ON resistance, less distortion & loss. Op-amp buffer is used at the output of AM to avoid loading effect. Buffers are used for level shifting supply voltage levels from 0 & 5V to  $\pm 5V$ . Decoder consists of minimal number of gates & decides which channel to be selected depending on the channel select pin. The characteristics such as rise time, fall time & propagation delay were measured.

**Precision Rectifiers:** Full Wave precision rectifier is implemented using op-amps which cancel the forward voltage drop of the diode. So very low level signals (well below the diodes forward voltage) can still be rectified with minimal error. Full Wave precision rectifier provides a better efficiency (81%). Characteristics of a full wave precision rectifier such as ripple factor, form factor were measured.

Parameters	Specifications	Simulated Result
Open loop gain	60dB	76.30dB
CMRR	>50dB	63.50dB
PSRR	60dB	76.30dB
DC offset voltage	$\pm 15mV$	717.85 $\mu V$
Slew Rate	5V/ $\mu s$	5.438V/ $\mu s$
Output voltage Swing	$\pm 4.5V$	$\pm 4.63V$
Distortion		32.05mV
Output Impedance	200 $\Omega$	174.70 $\Omega$
Quiescent Current		$\pm 1.79A$

Table-2: Specifications of 2-Stage Op-Amp

**Active Filters:** 2<sup>nd</sup> order low pass butter worth filter provides maximally flat pass band response & less ripple (~38mv). 2nd order low pass butter worth filter characteristics such as gain, roll off, cutoff frequency, quality factor etc were designed for the specified input signals.


**Summing amplifier & Difference amplifier:** The summing amplifiers have been designed with the consideration that the amplifier operates in the linear region even at the maximum output swing. The difference amplifier subtracts the filtered v1 and v2 DC signal. (This difference signal provides magnitude information with polarity). The circuit has been designed with very low input offset to reduce the offset component in the output. The sum & difference outputs for different input voltages were measured & plotted to be as shown in the Table-3.



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 3, March 2014



Graph.1.: Summing & Difference output

Peak Voltage(Vp)	Vdiff(Theory)	Vdiff(Practical)	Vsum(Theory)	Vsum(Practical)
0.5v	-451.1mv	-459.7mv	-181.7m	-180.2mv
2v	-1.8044	-1.85	-726.8m	-724.9m
4v	-3.6088	-3.708	-1.4536	-1.454
0v(offset)	0	-25.01n	0	-1.968u

Table-3: Simulated results of 2-Channel Demodulator

The graph 1. shows the output of low pass filter after the summer and difference amplifier. It is seen that there is a small difference in theoretical and practical values which is mainly due to the offset voltage of the operational amplifier which in the range of 25nV to 1.7 micro volts in difference amplifier and summer respectively. In spite of this the system delivered output with noise margin less than -33mv.

## IV.ANALOG LAYOUT IMPLEMENTATION

Following are the analogue layout techniques that were implemented in this project: Matching Antenna effect, Electro migration, Electrostatic Discharge, Guard Ring, GDSII conversion, Bond Padding, floor plan etc. Design Rule Check(DRC) & layout versus schematic (LVS) are the two verification steps that were carried out using standard EDA tools. The complete layout is as shown below.



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 3, March 2014




Figure-3: Complete Layout

## V.CONCLUSION

A 2-channel demodulator for LVDT measurement with low ripple and low offset was design, the design process undertaken was discussed, and the resulting simulation and analysis were presented. It is seen that the resulting ASIC design matched the design specifications.

## REFERENCES

- [1] Scott Cooper, System Modeling: An Introduction, Mentor Graphics, White paper, Ref. No: MWP2650, www.mentor.com/systemvision, 2006.
- [2] Mike Donnelly, LVDT/RVDT Sensor Modeling and Signal Conditioning design, Mentor Graphics, White paper, www.mentor.com/systemvision, 2006.
- [3] R.A. Williams and M.S. Beck (ed.'s), "Process Tomography: Principles, Techniques and Applications" ISBN 0 7506 0744 0, Butterworth Heinemann, 1995.
- [4] Z.Z. Yu, A.J. Peyton, W.F. Conway, L.A. Xu and M.S. Beck, "Imaging system based onelectromagnetic tomography (EMT)", Electronics Letters, 29(7), pp. 625-26, 1993.
- [5] S. Al-Zeibak and N.H. Saunders, "A feasibility study of In Vivo electromagnetic imaging", Phys. Med. Biol., 38, pp. 151-60, 1993.
- [6] Richard Poley, Signal Conditioning an LVDT Using a TMS320F2812 DSP, Texas Instruments, Application Report SPRA946, August 2003.
- [7] Z.Z. Yu, A.J. Peyton, L.A. Xu and M.S. Beck, "Electromagnetic inductance tomography (EMT): sensor, electronics and image reconstruction for a system with a rotatable parallel excitation field", IEE Proc. Sci. Meas. Technol., 145(1), pp. 20-25, 1998.
- [8] J. Peyton, Z.Z. Yu, G.M. Lyon, S. Al-Zeibak, J. Ferreira, J. Velez, F. Linhares, A.R. Borges,H.L. Xiong, N.H. Saunders and M.S. Beck, "An overview of electromagnetic inductance tomography: description of three different systems", Meas. Sci. Technol., 7, pp. 261-271, 1996.
- [9] Z.Z. Yu, P.F. Worthington, S. Stone and A.J. Peyton, "Electromagnetic screening of inductive tomography sensors", European Concerted Action on Process Tomography conference, Bergen, Norway, ISBN 0 9523165 2 8, pp. 300-10, 1995.