

REVIEW ARTICLE

Available Online at www.jgrcs.info

Comparison between Low Power Clock Distribution Schemes in VLSI Design

Chetan Sharma
M. Tech-VLSI Department,
JSS Academy of Technical Education,
Noida, India
Chetan2042@gmail.com

Abstract: In the VLSI design low power is very important aspect at different level of designing. In this paper it is tried to review different factors affecting the power dissipation due to various clock distribution schemes like as single driver clock scheme and distributed buffers clock scheme. There are different tradeoffs in both of techniques such as size of buffers, number of buffers etc. Here it is also tried to showing various effects of particular clock distribution scheme such as clock skew, clock jitter.

Keywords: Single driver clock scheme, Distributed buffer scheme, Clock jitter, Clock skew.

INTRODUCTION

CMOS digital systems are approaching to Gigahertz frequency range. It is the result of submicron technology. At the same time power dissipation due to high frequency, global warming, environmental issues, battery durability requirement and light weighted problem have become a very important factor in VLSI industry. In the VLSI physical design step routing is also having a considerable role which require more and more attention to minimize power consumption.

For providing synchronization of the digital system one or more reference clocks are used. Fully synchronization is done by using common clock. By using a single clock all parts of digital system is clocked for their different operations. Clock tree used for globally distribution the clock signal to all modules. Power dissipation in CMOS is characterized by short circuit power dissipation and dynamic power dissipation. Short circuit power dissipation is power dissipated during switching interval between NMOS & PMOS. Dynamic power dissipation is due to charging and discharging capacitor. Due to high frequency used in recent technology switching activity increase, resulting it large load introduced. Hence clock is the major source of dynamic power dissipation. Dynamic power dissipation by switching of clock is given by:

$$P_{clk} = V_{dd}^2 \cdot f \cdot (C_L + C_D) \dots\dots\dots (1)$$

Where C_L is Total load capacitance on clock which is given by

$$C_L = N \cdot C_g + 1.5(2^h - 1) \cdot C_w + \alpha (4^h \cdot N \cdot C_w)^{1/4} \dots\dots\dots (2)$$

Where N=Number of clock terminals.
 C_g = Capacitance at each terminal.
H = Level of clock routing.

D= Chip dimension.

α = Estimation factor depending on routing algorithm. This means, Dynamic power of clock increase on increasing chip dimension, number of clock devices, load capacitance and wire capacitance, driver capacitance.

There are two type of problems in clock generation
a) **Clock skew:** This is the variation in delay from clock source to clock destination in different clocks that is shown in fig 1




Figure.1 Clock skew problem
(b)**Clock jitter** is defined as temporal variation of clock with respect to reference edge. It is of two type long jitter and cycle to cycle jitter. The above both of problems are minimize by using good appropriate clock scheme either single or distributed buffer. Fig 2 shows the different sources of clock skew.




Figure.2 Sources of clock skew

SINGLE BUFFER

Buffers are used in clock schemes to drive load capacitance and fast transitions. The single driver scheme has the advantage of avoiding the adjustment of intermediate buffer delay as in distributed buffer schemes. Often in conjunction with this scheme, wire sizing is used to reduce the clock phase delay. Widening the branches that are closed to clock source can also reduce clock source skew caused by asymmetric clock tree load and wire with deviations. If the interconnect resistance of the buffer at the clock source is small as compared to the buffer output resistance, it is called as single driver clock scheme.

DISTRIBUTED BUFFER SCHEME

In this, intermediate buffers are inserted in the various part of clock tree. Advantage of using small buffer is flexible to place for save layout. Here clock skew and phase delay is reduced by intermediate buffers. This is the most common and general approach to equi-potential clock distribution scheme. It leads to an asymmetric structure. All paths are balanced in the

distributed buffer scheme as shown in fig 3.




Figure.3 Distributed buffer scheme


Intermediate small buffer and wire widening is used to reduce delay. But wire widening require large size of buffer at source. In single driver short circuit power dissipation is more than distributed buffer scheme due to the reason of small buffer used in distributed buffer scheme.

There are various trade offs between both of clock distribution schemes which are shown in the following table. Appropriate technique is used according to available layout area, complexity of the system, calculating parasitic capacitance effect of individual clock scheme on the whole system etc.

Factors	Clock schemes	
	Single Driver	Distributed Buffer
Wire widening	Allowed	Not allowed
Short circuit power dissipation	More	Few
Intermediate buffer adjustment	Not required	Required

Figure.4 Comparison table

Clock line can also be treated as RC delay line as shown in fig



5. Figure 6 Clock line treated as RC delay line

Clock skew between source s1 and s2 is given by
 $T_s = R_{L1} \cdot C_{L1} / w_1 - R_{L2} \cdot C_{L2} / w_2 \dots \dots \dots (3)$

Without wire width variation skew is linear function of path length and with wire width variation skew is linear function of product of path length and load capacitance. Hence if wire width increase clock skew decrease but here load capacitance is increase then power dissipation increase. So decrement in power dissipation is done by both path delay and load decreasing.

Buffer size can be minimize for reducing power dissipation. It can be formulated as- given a clock tree T, intermediate buffer is inserted by insertion algorithm, the problem of power minimization by buffer sizing (PMBS) is determine buffer size in T, to minimize total power subject to phase delay constraint d_p and skew constraint t_s^b .

CONCLUSION

Here it is tried to specify the different needs of clock schemes. Different problems in clock like clock jitter, clock skew is also incorporated when clock is designed. These problems are eliminated by using different clock schemes which have different tradeoffs. According to requirement appropriate technique is used.

REFERENCES

- [1] T. G. Noll and E. De Man, "Pushing the performance limits due to power dissipation of future ULSI chips," in Proc. of the ISCAS'92, San Diego, May 1992, pp. 1652-1655.
- [2] Y. Jiren and C. Svensson, "High speed CMOS circuit technique," IEEE J. Solid-state Circuits, vol. 24, pp. 70, Feb. 1989.
- [3] M. Afghahi and C. Svensson, "A unified single phase clocking scheme for VLSI systems," IEEE J. Solid-state Circuits, vol. 25, pp. 225-233, Feb. 1990.
- [4] D. W. Dohberpuhl *et al.*, "A 200-MHz 64-h, dual-issue CMOS microprocessor," IEEE J. Solid-state circuits, vol. 27, pp. 1555-1566, Nov. 1992.
- [5] K. Yano *et al.*, "A 3.8-ns CMOS 16 x 16-h multiplier using complementary pass-transistor logic," IEEE J. Solid-state Circuits, vol. 25, pp. 388-395, Apr. 1990.
- [6] M. Suzuki, "A 1.5 nS 32b CMOS ALU in double pass-transistor logic," in ZSSCC Dig. Tech. Papers, 1993, pp. 90-91.
- [7] K. Kikuchi *et al.*, "A single-chip 16-hit 25 nS real-time video image signal processing," IEEE J. Solid-state Circuits, vol. 24, no. 6, pp. 1662-1667, Dec. 1989
- [8] B. Pontikakis and M. Nekili, "A New Area-Power Efficient Split-Output TSPC CMOS Latch for High-speed VLSI Applications," International Conference of Microelectronic (ICM2001), Morocco, Oct. 29-31, 2001.
- [9] M. Afghahi and J. Yuan, "Double Edge-Triggered D-Flip-Flops for High-speed CMOS Circuits," IEEE J. Solid-state Circuits, vol. SC-26, no. 8, pp. 1168-1170, August 1991.