



Control and Analysis of Synchronous Rectifier Buck Converter for ZVS in Light Load Condition

Nimmy Joseph

Assistant Professor, Dept. of Electrical and Electronics Engineering, Dayananda Sagar Academy of Technology and Management, Bangalore, India

Abstract- This paper aims to improve the efficiency of a dc-dc buck converter. It enables a synchronous rectifier buck converter to realize zero voltage switching in light load condition. The replacement of output rectifier diode by MOSFET can minimize conduction losses and increase the efficiency of the circuit. The control technique introduced in this paper enables a SR buck converter to carry out ZVS in light load condition to increase efficiency. No extra auxiliary switches or RLC passive components are required. It is of low cost and easy to control.

Keywords: Buck converter, synchronous rectifier, ZVS, light load condition.

I. INTRODUCTION

Buck converters have already been applied to portable products which are powered by batteries. The efficiency of a buck converter should be increased to prolong the operation of portable products and minimize battery drain. The efficiency of a buck converter is affected by conduction losses. Switching loss of a buck converter must be decreased in light load condition. In order to reduce the conduction losses and raise the efficiency the SR technique is used.




Fig.1 Synchronous rectifier buck converter

In fig.1 the basic circuit diagram of synchronous rectifier buck converter to have ZVS in light load condition is shown. A new control technique is proposed in this paper. It enables a SR buck converter to have ZVS function and increase efficiency in light load condition without the need for extra auxiliary switches or RLC passive components. This new control technique is low cost and easy to control. Because the output rectifier diodes are replaced by MOSFET, conduction loss will be lower and the efficiency of the whole circuit will be higher. Fig. 1 shows the circuit topology of a SR buck converter [1]-[4].

II. OPERATING PRINCIPLES

The oscillogram of the inductor current and switches when the SR buck converter is operated in critical-conduction mode (CRM) is shown in Fig. 2. In CRM, the average inductive current I_L of a SR buck converter can be represented by Equation (1), where T_s stands for switching frequency and D For duty cycle.

$$I_{LCRM} = \frac{DT_s}{2L} (V_{in} - V_o) \quad (1)$$

In the equation, the SR buck converter is operated in discontinuous conduction mode (DCM) if the mean value of the output current I_O is lower than I_{LCRM} . However, T_s , V_{in} , V_o , L , and D remain unchanged. It is operated in a continuous conduction mode (CCM) if the mean value of the output current I_O is higher than I_{LCRM} . Based on the



descriptions above analysis, Equation (1) determines which mode the converter will be operated in, whether DCM or CCM.




Fig.2 Oscillogram of the inductor current and switches

In fig.2. the oscillogram of the inductor current and voltage across the switches are shown. Two assumptions are made as follows to simplify the analysis:

1. The output voltage is assumed as a constant-voltage source because the output capacitance is large enough
2. That no losses arise from any parts in the circuit is assumed. All the components are assumed to be ideal.

A .Modes of operations in light load

State 1(t0~t1):

In this state, the main switch Q₁ is conducted, whereas the SR switch Q₂ is off. The input current i_{in} flows through the inductor to the load. The conduction path is shown in Fig. 3(a). The inductor L is charged by V_{in} -V_O at this time, whereas the inductor current i_{L(t)} begins to increase linearly. The inductor current equation is

$$i_L(t) = i_L(t_0) + \left(\frac{[V_{in} - V_o]}{L}\right) (t - t_0) \quad (2)$$

State 2 (t1~t2)

In State 2, the main switch Q₁ is turned off, whereas the Q₂ is conducted. The conduction path is shown in Fig. 3(b). As the inductor current is continuous, it flows through Q₂ to avoid the breakage of inductor current. The inductor L is discharged by -V_O at this time, and the inductor current i_L begins to decrease linearly. The inductor current equation in this state is

$$i_L(t) = i_L(t_1) - \frac{V_o}{L} (t - t_1) \quad (3)$$

and the parasitic capacitor voltage equation is

$$V_{C_{oss1}}(t) = V_{in} \quad (4)$$

State 3 (t2~t3):

The inductor current has already dropped to 0 at t₂. The SR switch Q₂ is turned off to avoid energy losses of the buck converter. The conduction path is shown in Fig. 3(c). In this state, the inductor L start to resonant with the parasitic capacitor C_{oss} of switch Q₁ and Q₂, this enables C_{oss1} to be discharged and C_{oss2} to be charged. The i_{L(t)} and v_{C_{oss1}} can be calculated as follows:

$$i_L(t) = -\frac{V_o}{Z} \sin\omega(t - t_2) \quad (5)$$

$$v_{c_{oss1}}(t) = [V_{in} - V_o] + V_o \cos\omega(t - t_2) \quad (6)$$

Where

$$Z = \sqrt{L/C} , = 1/\sqrt{LC} , C = 2C_{oss} = 2C_{oss1} = 2C_{oss2}$$

State 4 (t3~t4)

In State 4, the switch Q₁ keeps turning off, whereas the SR switch Q₂ is conducted. The conduction path is shown in Fig. 3(d). As a result, the inductor voltage is v_L = -V_O, this enables the inductor L to be charged and the inductor current to increase linearly in the opposite direction. The current i_{L(t)} at this time is

$$i_L(t) = -\frac{V_o}{L} (t - t_3) \quad (7)$$

The parasitic capacitor voltage v_{C_{oss1}}(t) of switch Q₁ is

$$v_{c_{oss1}}(t) = V_{in} \quad (8)$$

State 5 (t4~t5)

State 5 is the duration for resonance. The switch Q₁ and the SR switch Q₂ are both turned off. The conduction path is shown in Fig. 3(e). The SR rectifying switch is turned off, whereas the inductor current must be continuous. This



current will discharge to C_{oss1} and charges to C_{oss2} until the voltage of C_{oss1} is discharged to 0, and the voltage of C_{oss2} is charged from 0 to V_{in} . The $i_{L(t)}$ and $v_{Coss1(t)}$ of switch Q_1 are calculated as follows:

$$i_L(t) = -\frac{V_o}{Z} \sin\omega(t - t_4) \quad (9)$$

$$v_{Coss1}(t) = \frac{[V_{in}-V_o]}{L}(t - t_4) \quad (10)$$

State 6 ($t_5 \sim t_6$)

In State 6, the main switch Q_1 and the SR switch Q_2 are continuously turned off. However, C_{oss1} has been discharged, and C_{oss2} has been discharged by inductor current. The body diode D_1 is then conducted. The conduction path is shown in Fig. 3(f). In this state, the zero voltage condition of Q_1 has been completed. The $i_{L(t)}$ and $v_{Coss1(t)}$ of switch Q_1 are calculated as follows:

$$i_L(t) = i_L(t_5) + \frac{[V_{in}-V_o]}{L}(t - t_5) \quad (11)$$

$$v_{Coss1}(t) = 0 \quad (12)$$




Fig. 3(a)–(f) The six operation states of the control technique for the synchronous rectifier buck converter proposed in this paper

In fig,3(a)–(f) the six operation states of the control technique for the synchronous rectifier buck converter proposed in this paper is shown. According to the previous description, the SR buck converter is operated in DCM in light load condition. When the inductor current is lower than 0, the SR switch Q_2 remains to be turned on. That will result in the decrement in conversion efficiency of the SR buck converter. The second conduction of SR switch Q_2 in one switching cycle enables the main switch Q_1 to be turned on with ZVS and increase the efficiency in light load condition.

In conclusion, the control technique proposed in this paper has the following advantages. When the SR buck converter is operated in heavy load condition, the SR technique can be used to reduce conduction losses. In contrast, the ZVS technique can be adopted in light load condition to reduce switching losses.

B. Conditions for ZVS in light load condition

To attain the ZVS of main switch Q_1 in light load condition, the inductor L must store enough energy to let the parasitic capacitor of switch Q_1 be discharged completely in State 4. Therefore, the energy E_L stored by inductor has to be higher than E_{Coss1} stored by capacitor. This can be represented by the following equation (i_{Lp} is the peak value of inductor current):

$$(i_{Lp})^2 \times L \geq C_{oss1}(V_{in})^2 \quad (13)$$

The pulse duration for State 4 can be calculated using Equation (11):

$$t_{43} \geq \frac{\sqrt{LC_{oss1} \times V_{in}}}{V_o} \quad (14)$$



In order to attain the ZVS of switch main Q1, the switch Q1 in State 6 must be conducted. If the Q1 is not conducted, the inductor current will charge to C_{oss1} again in the positive direction, thus the ZVS of main switch Q1 may fail. The delay time from State 5 to State 6 is critical to the ZVS function of main switch Q1. The optimal delay time is 1/4 of the resonance cycle. It is represented by the following equation:

$$T_{delay} = \frac{2\pi\sqrt{LC_{oss1}}}{4} = \frac{\pi}{2}\sqrt{LC_{oss1}} \quad (15)$$

III. SIMULATION MODEL AND RESULTS

The proposed DC-DC converter is simulated using MATLAB and the results are presented here.




Fig. 4 control circuit structural diagram of a synchronous rectifier buck converter

In fig.4, the control circuit structural diagram of a synchronous rectifier buck converter is shown. The circuit simulated in MATLAB is given.




Fig. 5 open loop control of synchronous rectifier buck converter




Fig. 6 closed loop control of synchronous rectifier buck converter

In fig. 5. and fig. 6. the open loop and closed loop control of synchronous rectifier buck converter is shown. The circuit is simulated in MATLAB.




Fig. 7 input voltage




Fig. 8 output voltage of open loop control

In fig.7 and fig. 8 the input voltage of 12 V and output voltage for open loop control is shown. The output is shown in MATLAB SIMULINK.




Fig. 9 pulses for main switch




Fig. 10 pulses for SR switch

In fig.9 pulses which are given for main switch and in fig.10 pulses which are given for SR switch is shown.




Fig. 11 input current of closed loop control




Fig. 12 output current of closed loop control

In fig.11 the input current of closed loop control and in fig.12 output current of closed loop control circuit is shown.




Fig. 13 output voltage of closed loop control

In fig.13 output voltage of closed loop control i.e 5V is shown. The output is shown in MATLAB SIMULINK.

TABLE I
 MODEL PARAMETRS

Input voltage	12V
Output voltage	5V
Output current	0.5A
Switching frequency	100kHz
Inductance	13 μ H
Capacitance	89.9 μ F
Resistance	1500 Ω

In table I the model parameters of all the components are given for both simulation and hardware. The switching frequency is 100kHz. Simulation has done in MATLAB SIMULINK.



IV. HARDWARE IMPLEMENTATION

The test setup of the hardware was realized. Individual modules were tested and then integrated. The experimental setup and the various waveforms are as shown below.




Fig 14. Experimental setup for the prototype

In fig.14 The experimental hardware setup for the prototype is shown. One diode is replaced by MOSFET to reduce the conduction losses.

A. Hardware Results:

The synchronous rectifier buck converter for ZVS in light load condition has been modeled simulated and a prototype for the same is developed.




Fig 15 Output voltage of 5V




Fig 16 Pulse for the main switch

In fig.15 the output voltage of 5V for hardware is shown and in fig.16 the pulses for main switch which is given in hardware is shown.




Fig 17 Pulse for SR switch




Fig 18 Zero voltage Switching

Figure 16 and 17 shows the pulses for main switch and the SR switch. Figure 18 shows the Zero Voltage Switching across auxiliary switch got in hardware.

TABLE II

SIMULATION AND HARDWARE RESULT COMPARISON

Parameters	Simulation Values	Designed Values
Switching Frequency	100kHz	9kHz
Pulses	1 V _{p-p}	5V _{p-p}
Output voltage	5V	5V

In table II comparison of the simulated and developed prototype is made and presented.

V. CONCLUSION

In this paper, the control technique applicable to a SR buck converter is proposed, and the analysis of its operating principles is discussed. The control method proposed herein has two advantages. First, due to the SR technique proposed in the paper, the diode of output rectifier can be replaced by a MOSFET. This will help to reduce conduction losses and increase the conversion efficiency of the converter. Second, when the converter is operated in light load condition, ZVS will be achieved successfully without any auxiliary switch or passive component (R, L, C). In other words, there is no need to add extra cost in the converter, and the conversion efficiency of the converter can also be increased in light load condition.

ACKNOWLEDGMENT

This work was supported by Kerala Electrical and Allied Engineering Co. Ltd.

REFERENCES

- [1] A. Stratakos, "High-Efficiency, Low-Voltage dc-dc Conversion for Portable Applications," Ph.D. dissertation, Univ. California, Berkeley, 1999.
- [2] A. J. Stratakos, S. R. Sanders, and R. W. Broderson, "A low-voltage CMOS dc-dc converter for a portable battery-operated system," in *Proc. Power Electronics Specialists Conf.*, vol. 1, pp. 619–626, Jun. 1994.
- [3] Garcia, O., Zumel, P., de Castro, A., Alou, P. and Cobos, J.A., "Current Self-Balance Mechanism in Multiphase Buck Converter," *IEEE Trans. Power Electron.*, vol. 24, no.6, pp. 1600–1606, June 2009.
- [4] Zhang, X. and Maksimovic, D., "Multimode Digital Controller for Synchronous Buck Converters Operating Over Wide Ranges of Input Voltages and Load Currents," *IEEE Trans. Power Electron.*, vol. 25, no.8, pp. 1958–1965, Aug 2010.
- [5] H. Deng, X. Duan, N. Sun, Y. Ma, A. Q. Huang, and D. Chen, "Monolithically integrated boost converter based on 0.5- μ m CMOS process," *IEEE Trans. Power Electron.*, vol. 20, no. 3, pp. 628–628, May 2005.
- [6] M. Gildersleeve, H. P. Forghani-Zadeh, and G. A. Rincon-Mora, "A comprehensive power analysis and a highly efficiency, mode-hopping DC-DC converter," in *Proc. Asia-Pacific Conf. on ASIC*, pp.153–156 Aug. 2002.
- [7] X. Zhou, M. Donati, L. Amoroso, and F. C. Lee, "Improved light-load efficiency for synchronous rectifier voltage regulator module," *IEEE Trans. Power Electron.*, vol. 15, pp. 826–834, Sep. 2000.
- [8] T. A. Smith, S. Dimitrijevic, and H. B. Harrison, "Controlling a dc-dc converter by using the power MOSFET as a voltage controlled resistor," *IEEE Trans. Circuits Syst.*, vol. 47, no. 3, pp. 357–362, Mar. 2003.



- [9] M. Siu, P. K. T. Mok, K. N. Leung, Lam, Y.-H. Lam, and K. Wing-Hung, "A voltage-mode PWM buck regulator with end-point prediction," *IEEE Trans. Circuits Syst. II*, vol. 53, no. 4, pp. 294–298, Apr. 2006.
- [10] R. D. Middlebrook, "Small-signal modeling of pulse-width modulated switched-mode power converters," *Proc. IEEE*, vol. 76, no. 4, pp. 343–354, Apr. 1988.
- [11] D. Maksimovic, "A MOS gate drive with resonant transitions," in *Proc. Power Electronics Specialists Conf.*, pp. 527–532, June 1991.
- [12] H. L. N. Wiegman, "A resonant pulse gate drive for high frequency applications," in *Proc. Applied Power Electronics Conf.*, pp. 738–743, Feb. 1992.
- [13] Y. Chen, F. C. Lee, L. Amoroso, and H. Wu, "A resonant MOSFET gate driver with efficient energy recovery," *IEEE Trans. Power Electron.*, vol. 19, pp. 470–477, Mar. 2004.
- [14] Zhiliang Zhang Eberle, W. Yan-Fei Liu and Sen, P.C. "A Nonisolated ZVS Asymmetrical Buck Voltage Regulator Module With Direct Energy Transfer," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3096–3105, Aug. 2009.
- [15] Adib, E. and Farzanehfard, H. "Zero-Voltage-Transition PWM Converters With Synchronous Rectifier", *IEEE Trans. Power Electron.*, vol. 1, pp. 105–110, Jan. 2010.
- [16] Hong Mao, Abdel Rahman, O. and Batarseh, I. "Zero-Voltage-Switching DC–DC Converters With Synchronous Rectifiers", *IEEE Trans. Power Electron.*, vol. 23, pp. 369–378, Jan. 2008.
- [17] Hyunsu Bae, Jaeho Lee, Jeonghwan Yang, and Bo Hyung Cho, "Digital Resistive Current (DRC) Control for the Parallel Interleaved DC–DC Converters", *IEEE Trans. Power Electron.*, vol. 23, pp. 2465 - 2476, Sept. 2008.
- [18] Barai, M, Sengupta, S. and Biswas, J. "Dual-Mode Multiple-Band Digital Controller for High-Frequency DC–DC Converter ", *IEEE Trans. Power Electron.*, vol. 24, pp. 752 - 766, Mar. 2009.
- [19] Saggini, S. Trevisan, D. Mattavelli, P. and Ghioni, M. "Synchronous–Asynchronous Digital Voltage-Mode Control for DC–DC Converters", *IEEE Trans. Power Electron.*, vol. 22, pp. 1261 - 1268, Jul. 2007.

BIOGRAPHY



Nimmy Joseph was born in Kerala in 1989. She received the B. Tech degree in Electrical and Electronics Engineering from Mahatma Gandhi University, Kerala in 2010, and the M.Tech degree in Power Electronics and Drives from Karunya University, Coimbatore, in 2012. She is currently an Assistant Professor in the Department of Electrical and Electronics Engineering, Dayananda Sagar Academy of Technology and Management, Bangalore, India, where she has been a faculty member since January 2013. She has been engaged in teaching in control system and power electronics.