

# Future Transistor For Hand-Held Devices

Rahul Sharma<sup>#1</sup>, S.Baishya<sup>\*2</sup>, Ritwik Haldar<sup>#3</sup>, Koushik Guha<sup>\*4</sup>

Department Of Electronics And Communication, National Institute Of Technology, Silchar, Assam, India.

Department Of Electronics And Communication, National Institute Of Technology, Silchar, Assam, India

Department Of Electronics And Communication, National Institute Of Technology, Silchar, Assam, India

Department Of Electronics And Communication, National Institute Of Technology, Silchar, Assam, India

**ABSTRACT**—This paper highlights the challenges for Semiconductors Professionals and consequently gives the solutions. In this, different technologies have been compared and come up with some solutions. Main responsible parameters for a device performance i.e. drain-induced barrier lowering (DIBL) and short channel effect (SCE) has also been discussed analytically. After focusing on handheld devices it ends up with an answer that UTBB FDSOI technology has become mainstream within industries, with the purpose to serve a wide spectrum of mobile multimedia product. Ultralow-power electronics will expand the technological capability of handheld and wireless devices by dramatically improving battery life and portability

**KEYWORDS**—Ultra Thin Body and BOX, Hand-held devices, Transistor, Low power.

## I. INTRODUCTION

Due to growing intensity of short-channel effects (SCE), the scaling down of transistor dimensions turned out to be less and less productive in driving CMOS performance [1]. Ultralow-power (ULP) transistors are an enabling technology for many proposed applications [2]. Therefore manufacturers introduce Strain silicon technology to boost mobility and performance. After the continuous development of technology there comes two facts into picture which drastically reduce device performance. Leakage was one of those, and variability another. If doping concentration is increased then leakage reduces but variability increases. As a solution silicon dioxide is replaced by high-k dielectric and poly-silicon gate is replaced by metal gate. This was the ultimate solution for leakage and variability [3]. Nowadays, going to the 20nm node – and even already at 28nm – conventional planar transistors become unable to offer optimal performance without draining your battery or raising the temperature of your smartphone beyond safe limits. The conventional CMOS on Bulk silicon is highly inefficient to meet the demands of Smart Mobile Devices, mainly because of short channel effects that more and more impact the speed increase at each

subsequent technology node [4]. Therefore, competition with CMOS in the field of smallness does not seem to be an easy case. In addition, regarding power dissipation and switching frequency, the scaling used to look consistent and successful, and it is used to ensure constancy in power and an impressive progress in frequency. Indeed, if we apply the rules of scaling [5].

Nowadays industrial focus is on fully depleted transistor to continue the technology roadmap. This trend of continuous scaling down leads to two problems and those are variability and leakage. Now we are bound to change the geometrical structure of device. In this way we got two solutions, one is UTBB FDSOI and another is FinFET. We have studied and analyzed both the solutions thoroughly. A true competition is going on between these two and it is really tough to say which is better than other.

## II. THE QUEST OF TRANSISTOR FOR HAND HELD DEVICES

First, MOSFET scalability is often monitored with the intensity of drain-induced barrier lowering (DIBL). Both DIBL and short channel effect (SCE) is given by approximately same expression, making it easy to understand why FinFET and UTBB SOI show better scalability [1], as shown in Fig. 1.




Fig. 1. Electrostatics of different transistor structures

Indeed, the quasi-constancy of oxide thickness ( $T_{ox}$ ) and supply voltage ( $V_{dd}$ ), as well as the insufficient scaling of junction depth ( $X_j$ ) and depth of depletion layer ( $T_{dep}$ , shown by dotted line), lead all together to not only a non-scalability but also to a clear augmentation of the SCE and DIBL.

$$DIBL = 0.80 \frac{\epsilon_s}{\epsilon_{ox}} EI \times V_{ds} \quad (1)$$

$$SCE = 0.64 \frac{\epsilon_s}{\epsilon_{ox}} EI \times \phi_d \quad (2)$$

In this  $\epsilon_s$  is the permittivity of silicon which has a relative permittivity of 11.68 and  $\epsilon_{ox}$  is the permittivity of oxide which has a relative permittivity value is equal to 3.9.




Fig. 2. Frequency versus year curve on the basis of ITRS for UTBB FDSOI. Courtesy-ST Microelectronics.

This curve (Fig. 2) shows the clear frequency compatibility with year and it is clearly observed that UTBB FDSOI is always better in this particular performance as compared to FinFET. Fully depleted transistors can be either planar or tri-dimensional. In the tri-dimensional (FinFET or TriGate), the gate wraps around the sides of a vertical silicon 'fin'. In the planar, thin film transistors are fabricated in an ultra-thin layer of silicon over a buried oxide (BOX). Being a natural evolution of the conventional planar Bulk technology, STMicroelectronics has chosen the 2D planar fully depleted silicon-on-insulator as mainstream CMOS technology [6]. An industrial solution is currently deployed at 28nm with the aim to get a boost in speed and power improvement before the 20nm bulk technology arrival [2]. Recently this fact came into picture that 28nm FD SOI ARM based chip operated at 3GHz which is fastest, reported yet [7].




Fig. 3. Prediction of scale down of transistor by ST Microelectronics for UTBB FDSOI transistor.

According to ITRS the technology is scaling down year by year and presently people are working on mainly on 22nm/20nm technology. Year 2013 was full of research on 32nm/28nm technology. Here in fig. 3, it is shown the prediction of ST microelectronics for various technology nodes. It also provides the performance data of the device. Main challenge before us is to achieve 16/14nm technology node. Many electrostatics effects come into picture at this stage [8].

III. PERFORMANCE FOR VLSI DESIGN

TABLE I. Device break-down for UTBB FDSOI

Device Type	SOI part	Bulk part
MOSFET	All transistors	-
SRAM	All bit cells	-
OTP Capacitance	OTP cell	-
Resistors	P+ Poly	N+ diffusion/N well
Diode suite	-	N+/P well & P+/ N well

To be compliant with already existing design developed in bulk technology, a hybrid solution has been introduced enabling the co-integration of bulk and SOI devices on the same die. 28nm UTBB FDSOI CMOS transistors are fabricated in a 7nm thin layer of silicon sitting over a 25nm buried oxide (BOX) [3]. The process is comparatively simple with respect to FinFET and even conventional bulk technologies. The UTBB FD-SOI has been plugged on the basis of the 28LP Bulk HKMG process from ISDA.




Fig. 4. Drain current versus Gate Voltage characteristics of (a) NMOS and (b) PMOS at Vdd=0.5V and BOX=10nm for various channel lengths.




Fig. 5. Drain current versus Gate Voltage characteristics of (a) NMOS and (b) PMOS at Vdd=0.5V and Channel length=30nm for various boxes.

Drain current versus Gate voltage curves are shown in fig. 4. (a) and (b) respectively. These are obtained by the simulation on TCAD. Fig. 6, shows the proposed structure for CMOS in UTBB FDSOI technology. It has metal gate with work-function 4.71 and the thickness of BOX is considered to be 10nm while the silicon film is of 7nm thickness. HfO<sub>2</sub> is

TABLE II. Multi Threshold voltage strategy

NMOSFET

Vb	0V	VDD
n-BP	SVT(i)	LVT
p-BP	HVT	SVT(ii)
w/o BP	STV(iii)	STV(iii)

PMOSFET

VBS	0V	VDD
n-BP	SVT(i)	LVT
p-BP	HVT	SVT(ii)
w/o BP	STV(iii)	STV(iii)

used for isolation instead of silicon dioxide. In this channel is kept undoped for fully depletion technique. Shallow Trench Isolation (STI) is used for isolation between the transistor. In this Source/Drain doping is  $1 \times 10^{15}/\text{cm}^3$  and well doping is  $2 \times 10^{18}/\text{cm}^3$  while the substrate is doped with  $2 \times 10^{15}/\text{cm}^3$ . In this technology our main aim is to get multi Vt by the variation in well doping and potential as per the shown in Table II.

Results have been simulated for various BOXs and gate lengths. Fig4 and Fig5 explain the drain current with respect to gate voltage of NMOS as well PMOS at various channel lengths and boxes respectively. As the magnitude of BOX is increasing, simultaneously on-state current will also keep on increasing. Therefore it can be concluded that for bigger BOX more on-state current will be obtained. .




Fig. 6. Schematic for the proposed UTBB FDSOI CMOS with Well arrangement for getting multi threshold voltage.




Fig. 7. VTC for UTBB FDSOI CMOS Inverter.

VTC is also simulated for various BOXs and various channel lengths. Blue portion has been obtained for various BOXs and yellow portion is for various channel lengths. It is

following the conventional voltage transfer characteristics (VTC) and the obtained slope is steep which is desirable.

IV. CONCLUSION

It has been shown clearly that as per the performance and future prospects UTBB FDSOI technology has more to do for hand held devices. At this time we have challenge to reduce dissipation power of hand-held device so that its battery can go longer and here is the solution in the form of multi threshold voltage in a single transistor. It can be easily obtained by biasing arrangement. Although, initially it was very tough to decide between FinFETs and UTBB FDSOI but in case of low power devices, UTBB FDSOI is always preferred one due to its multi threshold voltage concept.

REFERENCES

- [1] T. Skotnicki, C. Fenouillet-Beranger, C. Gallon et al., "Innovative materials, devices, and CMOS technologies for low-power mobile multimedia," IEEE Transactions on Electron Devices, vol. 55, no. 1, pp. 96–130, 2008.
- [2] S. Vitale, P. Wyatt, N. Checka, J. Kedzierski, and C. Keast, "FDSOI process technology for subthreshold-operation ultra-low-power electronics," Proceedings IEEE, Vol. 98, No. 2, pp. 333-342, 2010.
- [3] M. Jurczak, et al. "SON (Silicon On Nothing) — an innovative process for advanced CMOS," IEEE, TED, pp. 2179-2187, November 2000
- [4] R. Zhang and K. RoY, "Low-power high-performance double-gate fully depleted SOI circuits design," IEEE Trans. Electron Devices, vol-49, pp. 852-862, 2002.
- [5] R. H. Denard, et al., "Design of ion-implanted MOSFETs with very small physical dimensions," IEEE J. Solid-State Circuits, vol. SSC-9, no. 5, pp. 256–268, Oct. 1974.
- [6] L. Grenouillet, et al., "UTBB FDSOI transistors with dual STI for a multi- $V_t$  Strategy at 20nm node and below", proceedings of IEDM Conference, 2012.
- [7] Press release, EETimes, Feb. 2013
- [8] R. Gwoziecki and T. Skotnicki, "Physics of the subthreshold slope Initial improvement and final degradation in short CMOS devices," in Proc. 32nd Eur. Solid-State Device Res. Conf. , pp. 639–642, 2002