

Power Circuit Topology for the reduction in size of DVR

Joffie Jacob¹, Reshmi V²

PG Scholar, Department of Electrical Engineering, Amal Jyothi College, Kerala, India¹ Assistant Professor, Department of Electrical Engineering, Amal Jyothi College, Kerala, India²

Abstract: With the increased use of sophisticated electronic equipments, high efficiency variable speed drives and power electronic controllers power quality has become a rising concern to both utilities and customers. Voltage sag is the most common power quality problem generally caused by faults in transmission/distribution sector. Voltage sag even lasting only for a few tens of milliseconds is enough to bring entire production lines to standstill causing considerable economic loss. Therefore necessary measures have to be taken to protect sensitive loads which are susceptible to these voltage disturbances. Among the available solutions, Dynamic Voltage Restorer (DVR) is a series connected cost effective custom power device that can quickly mitigate the voltage sag in the system and restore the load voltage to the pre-fault value. Traditional DVR consists of series and shunt converters connected back-to-back and a dc capacitor installed on the common dc link. But the cost, weight, and physical size have inhibited the DVR from greater penetration and wider recognition. In this paper, two no energy (source side and load side connected shunt converter) system topologies for dynamic voltage restorers are analysed based on the storage element required for sag mitigation. In the former case the dc capacitor is required to store the necessary energy for compensation but in the latter case it is required only for smoothing the dc-link voltage so that size of the energy storage element required can be reduced significantly. A synchronous reference frame based controller for the inverter based voltage sag compensator is presented. This paper also deals with a method to mitigate the zero-sequence voltage component in the load after the occurrence of an unbalance voltage sag. Simulations are carried out in PSCAD software package.

Keywords: Power quality, voltage sag, custom power device, dynamic voltage restorer, dc capacitor

I. INTRODUCTION

In recent years both utilities and customers have reported a rising tide of misadventures related to power quality. The industries like process industries, petrochemical industries and semiconductor industries use equipments which are very sensitive to voltage distortions [1]. These critical processes have costly consequences if disturbed by poor power quality. Voltage sag is a frequent voltage disturbance in the power system. 92% of the interruptions in industrial installations are due to voltage sag. For these reasons there is a growing interest in equipments for the mitigation of these disturbances. Custom Power (CP) devices employ power electronic controllers for the purpose of supplying a level of power quality that is needed by customers [3]. DVR is a series connected compensating device that protects sensitive load from voltage disturbances. This is performed by rapid series voltage injection to compensate for the drop in the supply voltage.

DVR is a device gaining popularity due to the increase sensitivity of industry to voltage sag. However the need for reduction in cost, weight, and physical size has inhibited the DVR from greater penetration and wider acceptance [7]. A traditional DVR consists of back to back connected series and shunt converter and a common dc capacitor. The DVR injects three-phase compensating voltages in series to the power line The energy required for the compensation of voltage sag is taken from the dc capacitor or other energy-storage elements. In this paper, source side and load side connected shunt converter (no-energy storage) system topologies for dynamic voltage restorers are analysed. Most of the DVR design the restoration of positive-sequence and compensation of negative sequence are taken into consideration, while zero-sequence components are ignored. But the low voltage distribution systems in a lot of countries are made up of three-phase four-wire system. Therefore the zero-sequence components is higher insulation costs, asymmetry of the phases and magnitudes of the terminal voltages [8]. A method for the mitigation of zero-sequence voltage component in the load after the occurrence of unbalance voltage sag is also presented.

This paper is organized as follows: Section I gives an Introduction regarding the need of custom power device for the elimination of power quality problems affecting the sensitive load. Section II is helpful to understand the causes and effects of voltage sag. Section III explains about Dynamic Voltage Restorer. Section IV illustrates the Synchronous reference controller. Section V explains the need for zero sequence voltage control. Section V compares the



performance of the two Dynamic Voltage Restorer topologies based on the energy storage element requirement and the last section VI concludes the paper followed by the references.

II. VOLTAGE SAG

Voltage sag is defined as a short duration reduction in the rms supply voltage that can last from 0.5 cycles to 1 sec, with typical dip depth ranging from 0.9 to 0.1 pu of a 1-pu nominal voltage [4]. Voltage sag is caused by faults (more than 70% are weather related such as lightning) on the transmission or distribution system or by switching of loads with large amounts of initial starting or inrush current such as motors, transformers and large dc power supply [2]. Fig. 1 shows the voltage sag waveform caused by a remote fault condition. Voltage sag is usually caused by a short circuit current flowing into a fault and a simplified model is illustrated in Fig. 2. Magnitude and phase of the voltage sag at the PCC are determined by the fault and supply impedances, using the following equation (1)

(1)

$$V_{pcc} = V \frac{Z_f}{Z_f + Z_s}$$

$$Z_s = R_s + jX_s$$

$$Z_f = R_f + jX_f$$

where

 V_{pcc} =voltage remaining during the sag, V=prefault voltage (normally 1 pu), Z_s is the source impedance at the PCC, R_s is the source resistance, X_s is the source reactance, Z_f is the impedance between the PCC and the fault, R_f is the fault resistance and X_f is the fault reactance.



Fig. 1 Depiction of voltage sag

Fig. 2 Simplified circuit model to calculate the voltage sag.

III. DYNAMIC VOLTAGE RESTORER

In order to overcome the power quality problems the concept of custom power devices is introduced recently. One of those device is the Dynamic Voltage Restorer (DVR), which is the most efficient and effective device used in power distribution networks. DVR is a series connected solid state device as shown in Fig. 3 that injects voltage into the system in order to regulate the load side voltage. It is normally installed in a distribution system between the supply and the critical load feeder at the PCC.



Fig. 3 Operation of DVR

A. Power Circuit Topologies of DVR

During a voltage dip the DVR injects voltages and thereby restores the supply voltages. In this phase the DVR exchanges active and reactive power with the surrounding system. If active power is supplied to the load by the DVR it needs a source for the energy. In the no-storage DVR concept, the DVR has practically no energy storage and the



energy is taken from the remaining supply voltage during the voltage dip. It has a disadvantage of an increase in the supply current. The advantages are cost saving of the energy storage and the ability to compensate long duration voltage dips. Topologies for DVR using power from the grid (no-storage)can generally be characterized with the location of the shunt converter e.g. at the supply side of the series converter or at the load side of the series converter. Topologies with power from the supply can be [6],

1) Source side connected passive converter: In Fig. 4 when a voltage drop appears at the source side or at the ac terminals of the shunt converter it loses its rectification capability when the maximal source voltage gets lower than the dc-link voltage. Therefore, the series converter requires a large dc capacitor as an energy-storage element intended for feeding electric dc power to the series converter [7].

2) Load side connected passive converter: No voltage drop appears at the load side or at the ac terminals of the shunt converter in Fig. 5, because the series converter compensates for voltage sags. In this case, the electric power required for voltage-sag compensation comes from the shunt converter to the series converter. In other words, the dc capacitor does not play any role in feeding the electric power required for compensation to the series converter. Thus, the DVR can continue operating properly, independent of the long or short duration of voltage sags [7].



Fig.4. DVR topology with shunt converter at the source side Fig. 5 DVR topology with shunt converter at the load side

IV. SYNCHRONOUS REFERENCE FRAME CONTROL SCHEME

Fig.6 shows the block diagram of SRF based controller [5]. The three phase supply is converted into one phasor " V_s " which itself is comprised of two orthogonal components " V_{α} and V_{β} ". A synchronous reference frame is locked to " V_s " via a phase lock loop, which produces a vector " Vs_d " when locked and " Vs_d , Vs_q " otherwise. Under normal conditions, the three phase utility voltages Vs_a , Vs_b and Vs_c are balanced. The *d*-axis voltage Vs_d is equal to the nominal line-to-line rms voltage of the source V_s , and Vs_q is equal to zero, as long as the source is a three-phase balanced sinusoidal voltage. After being transformed into the synchronous reference frame, their synchronous reference frame counterparts Vs_d and Vs_q become dc quantities. Thus, the reference voltages can be set as $Vs_{dref} = V_s$ and $Vs_{aref} = 0$. The references are continuously updated to monitor the utility voltages.

If voltage sag occurs, the latest update of the references will be locked and used to calculate the compensation voltage. The core of this controller is the phase-locked loop (PLL) which locks the synchronous reference frame to the positive-sequence component of the supply. Once voltage sag is detected, the sampling process will be locked and the existing values in the sample and hold will be used as voltage references for compensation. Whenever faults occur, the resulting voltage sags translate into the reduction of positive-sequence component. The sag compensator inverter will be started if the positive sequence magnitude V_{pos} dropped below a preset threshold level V_{th} .





Fig. 6. Block diagram of control circuit for the test system [5].

V. ZERO SEQUENCE VOLTAGE CONTROL METHOD

Most faults in power systems are single-phase faults. Therefore the zero-sequence components are occurred during faults. This section deals with a control method that can mitigate the zero-sequence under the unbalance faults causing voltage sag. Fig.7 shows the phasor diagram of the source and compensating voltages when this control method is applied to the DVR.A voltage-sag depth in each phase is given as a voltage reference to each single-phase converter

$$v_{Ca}^* = \Delta v_{Sa} v_{Cb}^* = \Delta v_{Sb} v_{Cc}^* = \Delta v_{Sc}$$

(2)

When voltage sag occurs in the a-phase, the three-phase compensating voltages are given by the following

$$V_{Ca} = \Delta V_{Sa}, V_{Cb} = V_{Cc} = 0$$

(3)

This single-phase voltage sag may produce a zero-sequence voltage in the source. Thus, the DVR should inhibit the zero sequence voltage from being applied to the load in a three-phase four-wire system. The zero-sequence component in the compensation voltages V_{CO} is represented by the following:

$$V_{CO} = -V_{SO} = -\frac{\Delta V_{Sa}}{3}$$

(4)

As a result, V_{CO} cancels out the zero-sequence voltage and no zero-sequence voltage appears in the load voltage

$$V_{L0} + V_{C0} = V_{S0}$$



Fig.7. phasor diagram of the source and compensating voltages for zero sequence control [7]

Copyright to IJAREEIE



VI. SIMULATION CIRCUITS AND RESULTS

This section discusses about the simulation models and results obtained. Both the source side and load side shunt converter topology are taken into consideration. Simulations are done in PSCAD .Table 1 gives the circuit parameters. TABLE 1

CIRCUIT PARAMETERS		
Parameter	Notation	Value
Parameters of Source		
Nominal Line –Line voltage	V_s	200 V
Frequency	f	50 Hz
Parameters of Load		
Load Power Rating	P_L	5 kW
Parameters of DVR		
DC capacitor for source side topology	C_{DC}	0.176 F
DC capacitor for source side topology	C_{DC}	1000µ F
DC Voltage	V _{DC}	273V
UCC source side topology	Н	1.3s
UCC load side topology	Н	7.5ms
Switching frequency	f_{sw}	10 kHz

A. Simulation Circuit of source side connected shunt converter DVR topology



1) *Single Phase voltage sag: Fig.* 9 illustrates the source voltage, load voltage, injecting voltage and dc link voltage when the control method of zero-sequence voltage is applied to series converter.







applied .

2) Zero sequence voltage comparison: Fig.10 illustrates the zero sequence component in the source and load voltage with and without compensation



Fig. 10 Zero sequence voltage component in the source and load voltage with and without compensation

B. Simulation Circuit of load side connected shunt converter DVR topology



Fig. 11 Simulation circuit of load side connected shunt converter topology

1) *Single Phase voltage sag:* Fig illustrates the source voltage, load voltage, injecting voltage and dc link voltage when the control method of zero-sequence voltage is applied to series converter.





Fig.12. Simulation result under a single-phase voltage sag with a sag depth of 50% when zero sequence control method is applied.

2) Zero sequence voltage comparison: Fig.13 illustrates the zero sequence components in the source and load voltage with and without compensation



Fig. 13 zero sequence components in the source and load voltage with and without compensation

VII. CONCLUSION

The simulation results clearly shows that by connecting the shunt converter to the load side the required dc link capacitor value can be reduced. The source side shunt converter requires a capacitance value of 0.176 F, while the load side shunt converter topology requires only 1000μ F for the mitigation of voltage sag with 50% sag depth. The zero sequence compensation discussed will eliminate undesired zero sequence voltage component which is coming in the load after the occurrence of an unsymmetrical voltage sag.

REFERENCES

- [1] M. F. McGranaghan, D. R. Mueller, and M. J. Samotyj, "Voltage sags in industrial systems," *IEEE Transactions On Industrial Application*, vol. 29, no. 2, pp. 397–403, Mar./Apr. 1993.
- [2] J. A. Martinez and J.M.Arnedo, "Voltage Sag Studies in Distribution Networks—Part I: System Modeling," *IEEE Transactions On Power Delivery*, Vol. 21, No. 3, pp. 1670-1678, July 2006.
- [3] N.G.Hingorani, "Introducing custom power," IEEE Spectrum, vol 32, pp.41 48, 1995.
- [4] IEEE Standards Board (1995), "IEEE Std. 1159-1995", IEEE Recommended Practice for Monitoring Electric Power Quality". IEEE Inc. New York.
- [5] P. Cheng, C. Huang, C. Pan, and S. Bhattacharya, "Design and implementation of a series voltage sag compensator under practical utility conditions," *IEEE Transactions On Industrial Application*, vol. 39, no. 3, pp. 844–853, May/Jun. 2003.
- [6] J. G. Nielsen and F. Blaabjerg, "A detailed comparison of system topologies for dynamic voltage restorers," IEEE Transactions On Industrial Application, vol. 41, no. 5, pp. 1272–1280, Sep./Oct. 2005.
- [7] T. Jimichi, H. Fujita, and H. Akagi, "Design and experimentation of a dynamic voltage restorer capable of significantly reducing an energy storage element," *IEEE Transactions on Industrial Application*, vol. 44, no. 3, pp. 817–825, May/Jun. 2008.



[8] I. Chung, S. Park, S. Moon, and S. Hur, "The control and analysis of zero sequence components in DVR system," in *Proc. IEEE PES Winter Meeting*, 2001, vol. 3, pp. 1021–1026.

BIOGRAPHY



Joffie Jacob¹ I Joffie Jacob is a PG scholar doing his M. Tech in Power Electronics and Power Systems from Amal Jyothi College of Engineering, Kanjirappally. His research area includes power quality and custom power devices.



Reshmi V had completed her M. Tech in Power Systems from College of Engineering, Trivandrum. She currently holds the post of Assistant Professor in the Department of Electrical, Amal Jyothi College of Engineering, Kanjirappally, Kerala India. Her research area includes power system, power quality and custom power devices.