



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

Solar Powered Multilevel Inverter – An Analysis in Low Modulation Index Region

M.Kanagarasu, S.Nageswari, Jebasalma

PG Scholar, Department of Electrical & Electronics Engineering, AlagappaChettiar College of Engineering and
Technology, Karaikudi, Tamilnadu, India

Assistant professor, Department of Electrical & Electronics Engineering, AlagappaChettiar College of Engineering and
Technology.,Karaikudi, Tamilnadu, India

Professor, Department of Electrical & Electronics Engineering, AlagappaChettiar College of Engineering and
Technology.,Karaikudi, Tamilnadu, India

Abstract—It is proposed to analyze the performance of solar powered multilevel Neutral Point Clamped (NPC) inverter in low modulation index region using carrier based pulse width modulation (PWM). The solar panel act as variable DC voltage source input to the inverter. Using advanced carrier based bipolar PWM technique is used to have increased number of output voltage levels and reduced THD in low modulation index region. Simulation and measurement results using MATLAB/SIMULINK illustrate the advantage of the proposed PWM.

Index Terms—NPC inverter, unipolar PWM and bipolar PWM, low modulation index.

I. INTRODUCTION

In recent years, the use of renewable energy resources instead of pollutant fossil fuels and other forms has increased. Photo Voltaic (PV) generation is becoming increasingly important as a renewable resource since it does not cause in fuel costs, pollution, maintenance, and emitting noise compared with other alternatives used in power applications. Higher power equipment's require higher voltages, which limit the maximum DC voltage level. Therefore a new family of multilevel inverters has emerged as the solution for solar applications, as the PV array is directly connected to each level of the DC link multilevel power conversion technology is a very rapidly growing area of power electronics with good potential for further development. The most attractive applications of this technology are in the medium- to high-voltage range (2-13 kV), and include motor drives, power distribution, power quality and power conditioning applications.

Multilevel inverters are being used for high voltage and high power industrial applications [1]. In high power drives application, it is troublesome to connect only one power semiconductor switch directly. As a result, multilevel structure has been introduced as an alternative in high power and medium voltage situations. The most popular topology used in medium voltage applications is the three level diode clamped converter also known as neutral point clamped (NPC) converter topology [2]. Due to serial power switch connection of devices, the device voltage stress is reduced. This topology produces multilevel line voltages hence the input voltage harmonics are reduced.

In general, use of three level NPC inverter to an industrial application has the following advantages

- ✓ Distortion of the current and voltage waveforms can be effectively reduced, because of the increase in levels of the output voltage pulse trains.
- ✓ Switching device with relatively lower blocking voltage such as an IGBT can be used for the main circuit, because a switching device voltage can be decreased approximately half that of the two level inverter.
- ✓ This topology requires high speed clamping diodes that must be able to carry full load and are subject to severe reverse recovery stress. Although measures to alleviate this problem can be applied, this remains a serious consideration.
- ✓ Lower loss in the main circuit of the inverter can be expected, because of the decrease in switching device voltage

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

Low Modulation index problem

Pulse-width modulation (PWM) strategies are required for switching the devices in a VSI appropriately to generate variable voltage, variable frequency. Typical desired features of a PWM technique are low THD, low switching loss, less computational and simple implementation. However in low modulation index region PWM inverter outputs have undesirable effects, such as reduced output line to line voltage levels, increased THD and uncontrollability.

In this work, two modulation schemes such as carrier based unipolar PWM and carrier based bipolar PWM are analyzed. Proper comparisons of the harmonic performance of the PWM methods are carried out. This work mainly considers of utilizing all level of the inverter output voltage and to reduced THD at low modulation index region.

II.PWM TECHNIQUES

There are several PWM methods used to control the output voltage of inverters.

A. Unipolar Pulse Width Modulation (PWM)

In the unipolar mode, two sinusoidal signals with a single carrier are used. One of the sine signal starts at zero position called positive signal (V_{ap}) and another one starts at one called negative signal (V_{an}). Comparison of V_{ap} signal and carrier signal provide pulses to the switch S_1 in phase A leg and the complementary pulse is given to the switch S_3 in the same leg, comparison of V_{an} signal and carrier signal generate pulses for switch S_2 of NPC inverter shown in Figure. 6 and the inverted pulse is given to switch S_4 .

The general schematic of three-level unipolar PWM is shown in Figure.1 from the commanded voltages V^*_k ($k = a, b, c$), two auxiliary commands V^*_{kp} and V^*_{kn} are derived.




Figure. 1 Three level Unipolar PWM with one carrier.

In unipolar modulation mode, only one capacitor is connected to the output per half-cycle of the fundamental frequency. This modulation mode is preferred at high output frequencies.

B. Dipolar Pulse Width Modulation (PWM)

Dipolar PWM method uses a single triangular carrier wave, and two sinusoidal modulating signals shown in Figure. 3 Dipolar PWM is formed by the splitting of single sinusoidal signal into two. This splitting is implemented to break each commutation between outer levels $+V_d/2$ and $-V_d/2$, by forcing a passage of PWM waveform through the intermediate zero level. Width of the zero level pulse corresponds to the period while the carrier is comprised between the two modulating waves.

Modulation index (m_a) and frequency ratio (m_f) are defined for unipolar PWM method. Calculation of distance between the modulating waves a parameter H is used which is defined as the ratio of vertical distance between the minimum of the

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

positive sinusoidal reference signal (V_{ap}) and maximum of the negative sinusoidal reference signal (V_{an}) to the amplitude of the carrier wave. During $H=m_a$, dipolar modulation is similar to bipolar one.




Figure.3 Dipolar modulation model.

III. PROPOSED SYSTEM

A. Block Diagram of Proposed System

Solar panel have a number of solar cell, a solar cell is a semiconducting device that absorbs light radiation and converts it in to electrical energy, that electrical energy source is given to the input of multilevel inverter. The ability of the NPC topology to generate better output performance in terms of harmonic content prompted the development of multilevel topology to higher number of voltage levels using the similar principle of clamping the intermittent levels with diodes. Such multilevel structures are known as ‘diode clamped multilevel inverters’. As shown in Figure. 5,




Figure. 4 Proposed System.

Am-level diode clamped inverter requires $(m-1)$ series-connected capacitors in the DC-link, where each capacitor is charged to an equal potential. For a DC-link voltage, V_d , the voltage level of each capacitor is $V_d/2$ for a NPC. Due to the connections of the clamping diodes, the voltage stress across the switching devices is limited to one capacitor voltage level. Therefore, by increasing the number of voltage levels, the voltage stress across the semiconductor switches in this multilevel structure can be reduced significantly.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Figure.5 Three level inverter main circuit topology.

B. Carrier Based PWM Technique for Three Level Inverter

Any balanced three-phase reference voltage can be represented by a space vector on the diagram. A typical space-vector modulator uses the nearest three states (nodes of the triangle containing the vector) to approximate the desired voltage vector. During each switching period, the triangle is traversed back and forth once. The switching sequence and dwell times in each state are determined by requiring volt-seconds produced by switching state vectors equal to that of the reference vector. Note that dwell time here is defined as the time spent in a given switching state and should not be confused with dead time which pertains to the lockout time between switches on the same phase leg to avoid shoot through[14]-[16]. The minimum dwell time should be greater than the nominal dead time. Space vector produced by the hybrid multilevel inverter the definition of space vector is

$$V = \sqrt{\frac{2}{3}} \left(V_a e^{j0} + V_b e^{j\frac{2\pi}{3}} + V_c e^{j\frac{4\pi}{3}} \right) \quad (1)$$

Where,

V_a , V_b and V_c three phase voltage.

Large vectors and zero vectors do not produce any NP current, NP and hence do not affect the NP voltage. Medium and small vectors affect the NP balance, but only the small vectors come in pairs. Both vectors in a pair produce the same line-to-line voltage, but produce the NP current in opposite directions. The first logical step to establish their relation is to determine the phase voltage generated as a result of space-vector modulation.

C. Dipolar PWM Pulse Generation

Dipolar PWM method uses two modulation wave signals, the positive one V_{ap} , to control positive and negative one v_{an} , to control negative output voltage pulse trains as shown in Figure. 3. The amplitude and the base line shifts of these modulation waves are equal to half of the modulation index m and bias B , respectively[12].

These positive side and negative side modulation waves can be expressed as follows,

$$V_{ap} = (A/2) \sin \Theta + B \quad (2)$$

$$V_{an} = (A/2) \sin \Theta + B + 1 \quad (3)$$

Where,

Θ is the phase angle.

A is the amplitude of the sinusoidal signal



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

B is the Bias

The value of B must always be less than 0.5 for this method to be successful. and the value of A must be less than 1. Minimum Bias value is calculated as the product of V_d and minimum on time of the switch and frequency of the triangular carrier signal[4]-[8].

To achieve dipolar operation upto modulation index (m_a)=0.4 bias B value must be greater than 0.2 . To achieve full level of output as the linear range bias B value is chosen as 0.4 [5].

Condition For Common Mode Injection For Centered Modulator:

If $Mid < 0$ & $(Max - Min) < 1$ then Centred Modulator $\frac{Min}{2}$

If $Mid > 0$ & $(Max - Min) < 1$ then Centred Modulator $\frac{Mix}{2}$

To improve the THD in lower modulation index region, to obtain the controllability and to have effective utilization of all levels in low modulation index region, carrier based - dipolar PWM is used. Above Table I summarizes the common-mode injection function required to achieve a centered sine-triangle three-level modulation. Based on the algorithm, a modulator was developed and tested on a real-time simulator.

D. Circuit Specifications

Parameters chosen for simulation of unipolar SPWM and dipolar PWM are tabulated in Table. I.

TABLE I
MATLAB/SIMULINK DESIGN PARAMETER VALUES

Maximum value for irradiation	1000
Solar output voltage	110V
Inverter type	Three level NPC inverter
Carrier frequency	Asynchronous.: 1061Hz
Rated output frequency	50 Hz
Load R (lamp)	50 Ohm
Low pass filter cut-off frequency	50 Hz

E. Gate Pulse Generation




Figure.6 Simulink model for gate signal generator

The modulating signal is compared with the triangular carrier signal to generate the 12 switching pulses as shown in Figure.6.

IV.SIMULATION RESULTS

a. Output for carrier based unipolar-PWM at modulation index ($M_a=0.27$).




Figure. 7Output line voltage V_{az}

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Figure. 8 Line voltage V_a , V_b , and V_c .

From Figure. 7 shows line to neutral voltage V_{az} and Figure. 8 shows line voltage of unipolar PWM have only three levels of output for $m_a=0.27$.




Figure. 9 FFT analysis for line voltage V_a

The FFT analysis shown in Figure. 9 fundamental voltage with 25.54 V and before filtering THD = 71.34 %, after filtering THD = 1.08 % for $M_a=0.27$ as show in Figure. 10.




Figure. 10 FFT analysis for line voltage V_a after filtering

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

b. Output for carrier based dipolar-PWM at modulation index ($M_a=0.27$)




Figure. 11 Output line voltage V_{az} .




Figure. 12 Line Voltage V_a , V_b , and V_c .

Figure. 11 shows line to neutral voltage V_{az} and Figure.12 shows line voltage of dipolar PWM have only three five level of output for low modulation $m_a=0.27$.




Figure. 13 FFT analysis for line voltage V_a .

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

From the FFT spectrum shown in Figure 13 fundamental voltage with 50.2 V and before filtering THD =44.4 %, after filtering THD = 0.68 % for $M_a=0.27$ as show inFigure 14.




Figure.14 FFT analysis for line voltage V_a after filtering.

c. Result comparison

Table IV shows the performance comparison of the proposed carrier based unipolar PWM and Dipolar PWM. The comparison results show that the proposed carrier based –Asynchronous Dipolar PWM improves the levels up to 0.15 modulation index and THD values (after filtering) are reduced significantly than the unipolar PWM methods.

TABLE IV

PERFORMANCE COMPARISON OF THE PROPOSED CARRIER BASED UNIPOLAR PWM AND DIPOLAR PWM

Ma	Carrier based unipolar PWM		Carrier based asynchronous dipolar PWM			
	THD %	Fundamental (peak)	No of voltage levels in output (V_a)	THD%	Fundament al (peak)	No of voltage levels in output (V_a)
0.15	1.93	14.4	3	1.0	29.0	5
0.2	1.03	20.1	3	0.43	37.7	5
0.27	1.08	26.3	3	0.68	50.6	5
0.3	1.45	31.6	3	0.68	62.1	5
0.65	0.89	60.9	5	0.76	109.5	5

V.CONCLUSION

The proposed carrier based dipolar PWM is applied to solar powered multilevel NPC inverter in low modulation index range. The proposed system the number of levels in the output voltage is increased. Low modulation index problems such as reduced number of levels, minimum pulse width limitation and higher THD are given attention. Carrier based unipolar PWM and dipolar PWM are simulated. The comparison results are produced. By comparing the results, dipolar PWM produced more number of levels in the output line voltage and less THD compared to unipolar PWM. Dipolar PWM solves the pulse width limitations and uncontrollability problems.

The fundamental voltage of carrier based dipolar PWM is more compared to unipolar PWM and also THD of carrier based dipolar PWM is low compared to unipolar PWM.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

REFERENCES

- [1] Nabae, I. Takahashi, and H. Akagi, "A new neutral point-clamped PWM inverter," *IEEE Trans. Ind. App.*, vol. IA-17, pp. 518-523, Sept./Oct. 1981.
- [2] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Scuito, "A new multilevel PWM method: A theoretical analysis," *IEEE Trans. Power Electron.*, vol. 7, no. 3, pp. 495–505, Jul. 1992.
- [3] B. Velaerts, P. Mathys and E. Tatakis, "A Novel Approach to the Generation and Optimization of three level PWM waveforms," in Proc. IEEE PESC'88. Conf., pp. 1255- 1262, 1988.
- [4] Ranjan K. Behera, T. V. Dixit, and Shyama P. Das, " Analysis of Experimental Investigation of Various Carrier-based Modulation Schemes for Three Level Neutral Point Clamped Inverter-fed Induction Motor Drive" *IEEE Trans. Power Electron.*, November/December 2006.
- [5] Rangarajan M. Tallam, Rajendra Naik, Thomas A. Nondahl, "A Carrier-Based PWM Scheme for Neutral-Point Voltage Balancing in Three-Level Inverters" *IEEE Transactions on industry applications*, vol. 41, no. 6, November/December 2005.
- [6] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel PWM methods at low Modulation Indices," in APEC'99, Dallas, Texas, , pp. 1032-1039, March 14-18, 1999.
- [7] J. S. Lai and F. Z. Peng, "Multilevel converters – a new breed of power converters", *IEEE Transactions on Industry Applications*, pp. 509-517, 1996.
- [8] Kiyoshi Nakata, Kiyoshi Nakamura, "A three-level traction inverter with IGBTs for EMU", Hitachi research laboratory, pp. 667-672, 1994.
- [9] Lee, Y.H., Suh, B.S., and Hyun, D.S.: 'A novel PWM scheme for a three-level voltage source inverter with GTO thyristors', *IEEE Trans. Ind. Appl.*, 2, pp. 1151–1157, 1994
- [10] John a. Houldsworth and Duncan a. Grant, "The Use of Harmonic Distortion to Increase the Output Voltage of a Three-Phase PWM Inverter", *IEEE Transactions on industry applications*, vol. ia-20, no. 5, September/October, 1984.
- [11] Lazhar Ben-Brahim and Susumu Tadakuma "A novel multilevel carrier-based PWM-control method for GTO inverter in low modulation index region", *IEEE transactions on industry applications*, vol. 42. No 1. January/February 2006.
- [12] Rajasekar S. and Rajesh Gupta. "Solar Photovoltaic Power Conversion Using Multilevel Converter" *Senior Member IEEE, 2012*
- [13] S. Halasz, G. Csonka, A.A.M Hassan "Sinusoidal PWM techniques with additional zero-sequence harmonics" Technical University of Budapest, IEEE, 1994.
- [14] Joachim Holtz, Nikolaos Oikonomou "Neutral point potential balancing algorithm at low modulation index for three level inverter medium voltage drives" *IEEE Transactions on Industry applications*, Vol. 43, No. 3, May/June 2007.