ISSN ONLINE(2319-8753)PRINT(2347-6710)

Yakışıklı erkek tatil için bir beldeye gidiyor burada kendisine türk Porno güzel bir seksi kadın ayarlıyor Onunla beraber otel odasına gidiyorlar Otel odasına rokettube giren kadın ilk önce erkekle sohbet ederek işi yavaş halletmeye çalışıyor sex hikayeleri Kocası fabrikatör olan sarışın Rus hatun şehirden biraz uzak olan bir türk porno kasabaya son derece lüks bir villa yaptırıp yerleşiyor Kocasını işe gönderip mobil porno istediği erkeği eve atan Rus hatun son olarak fotoğraf çekimi yapmak üzere türk porno evine gelen genç adamı bahçede azdırıyor Güzel hatun zengin bir iş adamının porno indir dostu olmayı kabul ediyor Adamın kendisine aldığı yazlık evde sikiş kalmaya başlayan hatun bir süre sonra kendi erkek arkadaşlarını bir bir çağırarak onlarla porno izle yapıyor Son olarak çağırdığı arkadaşını kapıda üzerinde beyaz gömleğin açık sikiş düğmelerinden fışkıran dik memeleri ile karşılayıp içeri girer girmez sikiş dudaklarına yapışarak sevişiyor Evin her köşesine yayılan inleme seslerinin eşliğinde yorgun düşerek orgazm oluyor

DESIGN OF INTERPOLATION FILTER FOR WIDEBAND COMMUNICATION SYSTEM

Jaspreet Kaur1, Gaurav Mittal2
  1. Student, Bhai Gurudas College of Engineering and Technology, Sangrur, India
  2. Assistant Professor, Bhai Gurudas College of Engineering and Technology, Sangrur, India
Related article at Pubmed, Scholar Google

Visit for more related articles at International Journal of Innovative Research in Science, Engineering and Technology

Abstract

Interpolation filters are integral part of a modern communication transmitter. This paper presents the design and FPGA implementation for a digital up converter or interpolation filter for a WiMAX Communication system. Multistage implementation approach has been used to reduce the hardware requirement. The results have been presented for a xc3sd1800a-4fg676 FPGA device.

Keywords

Digital Up Converter, FPGA, Interpolation, Multistage, WiMAX.

INTRODUCTION

Modern signal processing problems are often solved in the digital domain due to the availability of powerful VLSI circuits which allow to perform complex operations in real-time, without the well-known shortcomings of analog implementations. The source signal is transformed into the digital domain by an A/D converter. All data processing, e.g. filtering, shaping, mixing etc., is done in the digital domain and only the final result is converted back to analog. To overcome the degradation caused by successive A/D-D/A conversion, all processing blocks must have digital interfaces. Depending on the available bandwidth of the channel, the required quality, and the data rate of the interfaces a wide variety of sample rates are used. The incorporation of all these systems is however trouble-free, if a sample-rate converter is used at each interface. Samplerate conversion is used in the field of communications systems, speech processing systems, antenna systems and radar systems etc. Many types of sampling have been discussed in the literature including non-uniform sampling, uniform sampling, and multiple function uniform sampling. The most common form of sampling is periodic sampling in which
image
i.e., the samples D x n are uniformly spaced in the dimension t , occurring nT apart. For uniform sampling we define the sampling period as T and the sampling rate as
image
image
image
image

SAMPLING RATE UP CONVERSION

integer factor L, then the new sampling If the sampling rate is increased by an period T is
image
and the new sampling rate F& LF . This process of increasing the sampling rate of a signal x(n) by L implies that we must interpolate L-1new sample values between each pair of sample values of x(n) .
image
image
image

DESIGN OF INTERPOLATION FILTER

image
Figure 3 show the complete setup developed using system generator and Figure 6 shows the details of DUC module. Figure 4 shows the internal view of multistage implementation of interpolation filterThe setup shown in Figure 3 has been simulated and synthesized using ISE 9.2i software. Table 1 shows the resources used by the design for xc3sd1800a-4fg676 FPGA device.
image
From Table 1, it has been concluded that the proposed design uses only very small number of FPGA resources.

CONCLUSION

DUC is in integral part of a digital communication receiver and its multistage design leads to the requirement of less number of FPGA resources. This paper shows the successful implementation of DUC for a WiMAX system. The resources utilized by the proposed design are well below the hardware utilization reported in previous works.

References

1. J.G. Proakis and D.G. Manolakis, "Digital Signal Processing: Principles, Algorithms and Applications (3rd ed.)", New Delhi: PHI Publications Inc., 2006.

2. Wenmiao Song &BoLiu,"Design of the CIC decimation filter Based on SOPC Builder", 978-1-4244-5540-9/10/2010 IEEE.

3. Yun Zhao, Li Jun Wang, and Jian Liang Xu,"Implementation of Sample Rate Conversion in Direct RF Synthesis Transmitter", 2011 Cross Strait Quad-Regional Radio Science and Wireless Technology Conference 978-1-4244-9793-5/11/2011 IEEE.